

High-performance 1 GHz Arm® Cortex®-M85 core, 250 MHz Arm® Cortex®-M33 core, up to 1 MB code MRAM, and 2 MB SRAM with ECC. High-integration with Arm® Ethos™-U55 NPU, Layer 3 Ethernet Switch Module, USB 2.0 High-Speed, CANFD, SDHI, I3C, Octal SPI, Decryption on-the-fly, Graphics LCD Controller, 2D Drawing Engine, MIPI DSI/CSI, and advanced analog. Integrated Renesas Security IP with cryptography accelerators, key management support, tamper detection and power analysis resistance in concert with Arm® TrustZone for integrated Secure element functionality.

Features

■ Arm® Cortex®-M85 Core

- Armv8.1-M architecture profile
- Armv8-M Security Extension
- Maximum operating frequency: 1 GHz
- Memory Protection Unit (Arm MPU)
 - Protected Memory System Architecture (PMSAv8)
 - Secure MPU (MPU_S): 8 regions
 - Non-secure MPU (MPU_NS): 8 regions
- SysTick timer
 - Embeds two SysTick timers: Secure and Non-secure instance
 - Driven by CPUCLK0 or MOCO divided by 8
- CoreSight™ ETM-M85

■ Arm® Cortex®-M33 core

- Armv8-M architecture profile
- Armv8-M Security Extension
- Maximum operating frequency: 250 MHz
- Memory Protection Unit (Arm MPU)
 - Protected Memory System Architecture (PMSAv8)
 - Secure MPU (MPU_S): 8 regions
 - Non-secure MPU (MPU_NS): 8 regions
- SysTick timer
 - Embeds two SysTick timers: Secure and Non-secure instance
 - Driven by CPUCLK1 or MOCO divided by 8
- CoreSight™ ETM-M33

■ Memory

- Up to 1-MB MRAM
- 2 MB SRAM including 256 KB of CM85 TCM and 128 KB of CM33 TCM
- Up to 8-MB Flash for SiP product

■ Connectivity

- Serial Communications Interface (SCI) × 10, up to 60 Mbps
- I²C bus interface (IIC) × 3
- I³C bus interface (I3C)
- Serial Peripheral Interface (SPI) × 2, up to 166 Mbps
- Octal Serial Peripheral Interface (OSPI) × 2, up to 333 MB/s
- USB 2.0 Full-Speed Module (USBFS)
- USB 2.0 High-Speed Module (USBHS)
- CAN with Flexible Data-rate (CANFD) × 2
- Layer 3 Ethernet Switch Module (ESWM)
- SD/MMC Host Interface (SDHI) × 2
- Serial Sound Interface Enhanced (SSIE) × 2
- Pulse Density Modulation Interface (PDMIF)

■ Analog

- 16-bit A/D Converter (ADC16H) × 2, up to 23 channels
- 12-bit D/A Converter (DAC12) × 2
- High-Speed Analog Comparator (ACMPHS) × 4
- Temperature Sensor (TSN)

■ Timers

- General PWM Timer 32-bit (GPT32) with High Resolution × 4
 - 52 ps resolution in 300 MHz
- General PWM Timer 32-bit (GPT32) × 10
- Low Power Asynchronous General Purpose Timer (AGT) × 2
- Ultra-Low-Power Timer (ULPT) × 2

■ Security and Encryption

- Renesas Security IP (RSIP-E50D)
- Arm® TrustZone®
- Privileged control
- Device lifecycle management
- Secure boot
 - Immutable first stage boot loader in OTP
- Decryption on-the-fly (DOTF)

- Pin function
 - Up to three tamper-resistant pins
 - Secure pin multiplexing
- HUK zeroization

■ System and Power Management

- Low power modes
- Battery backup function (VBATT)
- Realtime Clock (RTC) with calendar and VBATT support
- Event Link Controller (ELC)
- Data Transfer Controller (DTC) × 2
- DMA Controller (DMAC) × 16
- Power-on reset
- Programmable Voltage Detection (PVD) with voltage settings
- Watchdog Timer (WDT) × 2
- Independent Watchdog Timer (IWDT)

■ Human Machine Interface (HMI)

- Graphics LCD Controller (GLCDC)
- 2D Drawing Engine (DRW)
- Capture Engine Unit (CEU)
- MIPI DSI/CSI

■ Arm® Ethos™-U55 NPU

- Number of 8x8 MACs: 256 units
- Network: 8-bit and 16-bit integer quantized Convolutional Neural Networks (CNN) and Recurrent Neural Networks (RNN)
- Compression: 8-bits weights
- Maximum operating frequency: 500 MHz

■ Multiple Clock Sources

- Main clock oscillator (MOSC) (8 to 48 MHz)
- Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (16/18/20/32/48 MHz)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- PLL1/PLL2
- Clock out support

■ General-Purpose I/O Ports

- 5-V tolerance, open drain, input pull-up, switchable driving ability

■ Operating Voltage

- Standard product
 - VCC/VCC2: 1.62 to 3.63 V
- SiP product
 - VCC: 1.62 to 3.63 V
 - VCC2: 1.70 to 2.00 V

■ Operating Junction Temperature and Packages

- Tj = 0 °C to +95 °C
 - 289-pin BGA (12 mm × 12 mm, 0.65 mm pitch)
 - 224-pin BGA (11 mm × 11 mm, 0.65 mm pitch)
 - 303-pin BGA (15 mm × 15 mm, 0.8 mm pitch)
- Tj = -40 °C to +105 °C
 - 289-pin BGA (12 mm × 12 mm, 0.65 mm pitch)
 - 224-pin BGA (11 mm × 11 mm, 0.65 mm pitch)
 - 303-pin BGA (15 mm × 15 mm, 0.8 mm pitch)

1. Overview

The MCU integrates multiple series of software-compatible Arm®-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability and efficient platform-based product development.

The MCU in this series incorporates a high-performance Arm® Cortex®-M85 core running up to 1 GHz and Arm® Cortex®-M33 core running up to 250 MHz with the following features:

- Up to 1 MB MRAM
- 2 MB SRAM (256 KB of CM85 TCM RAM, 128 KB CM33 TCM RAM, 1664 KB of user SRAM)
- Arm® Ethos™-U55 NPU
- Octal Serial Peripheral Interface (OSPI)
- Layer 3 Ethernet Switch Module (ESWM), USBFS, USBHS, SD/MMC Host Interface
- Graphics LCD Controller (GLCDC)
- 2D Drawing Engine (DRW)
- MIPI DSI/CSI interface
- Analog peripherals
- Security and safety features

1.1 Function Outline

Table 1.1 Arm core

Feature	Functional description
Arm® Cortex®-M85 core	• Maximum operating frequency: up to 1 GHz • Arm® Cortex®-M85 core – Revision: (r1p1-00rel0) – ARMv8.1-M architecture profile – Armv8-M Security Extension – Floating Point Unit (FPU) compliant with the ANSI/IEEE Std 754-2008 Scalar half, single, and double-precision floating-point operation – M-profile Vector Extension (MVE) Integer, half-precision, and single-precision floating-point MVE (MVE-F) • Arm® Memory Protection Unit (Arm MPU) – Protected Memory System Architecture (PMSAv8) – Secure MPU (MPU_S): 8 regions – Non-secure MPU (MPU_NS): 8 regions • SysTick timer – Embeds two SysTick timers: Secure instance (SysTick_S) and Non-secure instance (SysTick_NS) – Driven by CPUCLK0 or MOCO divided by 8 • CoreSight™ ETM-M85
Arm® Cortex®-M33 core	• Maximum operating frequency: up to 250 MHz • Arm® Cortex®-M33 core – Revision: (r0p4-00rel2) – ARMv8-M architecture profile – Armv8-M Security Extension – Armv8-DSP Extension – Floating Point Unit (FPU) compliant with the ANSI/IEEE Std 754-2008 single-precision floating-point operation • Arm® Memory Protection Unit (Arm MPU) – Protected Memory System Architecture (PMSAv8) – Secure MPU (MPU_S): 8 regions – Non-secure MPU (MPU_NS): 8 regions • SysTick timer – Embeds two SysTick timers: Secure instance (SysTick_S) and Non-secure instance (SysTick_NS) – Driven by CPUCLK1 or MOCO divided by 8 • CoreSight™ ETM-M33

Table 1.2 Memory

Feature	Functional description
Code MRAM	Maximum 1 MB of code MRAM.
Flash memory	System in package (SiP) maximum 8 MB serial flash memory. See section x.x. SiP Product Configuration.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset.
SRAM	On-chip high-speed SRAM with Error Correction Code (ECC).
OTP	On-chip OTP contains First Stage Bootloader (FSBL) General purpose 96-byte OTP

Table 1.3 System

Feature	Functional description
Operating modes	Three operating modes: • Single-chip mode • JTAG boot mode • SCI/USB boot mode
Resets	This MCU provides the following 21 types of reset.
Programmable Voltage Detection (PVD)	The Programmable Voltage Detection (PVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The PVD module consists of five separate voltage level detectors (PVD0, PVD1, PVD2, PVD4, PVD5). These PVDs measure the voltage level input to the VCC pin. PVD registers allow your application to configure detection of VCC changes at various voltage thresholds.
Clocks	• Main clock oscillator (MOSC) • Sub-clock oscillator (SOSC) • High-speed on-chip oscillator (HOCO) • Middle-speed on-chip oscillator (MOCO) • Low-speed on-chip oscillator (LOCO) • PLL1/PLL2 • Clock out support
Clock Frequency Accuracy Measurement Circuit (CAC)	The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock selected as the measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated.
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), DMA Controller (DMAC) module and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.
Low power modes	Power consumption can be reduced in multiple ways, including setting clock dividers, controlling EBCLK output, controlling SDCLK output, stopping modules, power gating control, selecting operating power control modes in normal operation, and transitioning to low power modes and processor low power modes.
Battery backup function	A battery backup function is provided for partial powering by a battery. The battery-powered area includes the RTC, SOSC, backup register, tamper detection and VBATT_R voltage drop detection and switch between VCC and VBATT.
Register write protection	The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR_S and PRCR_NS).
Memory Protection Unit (MPU)	All bus masters have Memory Protection Units (MPUs).

Table 1.4 Event link

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.

Table 1.5 Direct memory access

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.
DMA Controller (DMAC)	The 8-channel direct memory access controller (DMAC) that can transfer data without intervention from the CPU. When a DMA transfer request is generated, the DMAC transfers data stored at the transfer source address to the transfer destination address.

Table 1.6 External bus interface

Feature	Functional description
External buses	- CS area (ECBI): Connected to the external devices (external memory interface) - SDRAM area (ECBI): Connected to the SDRAM (external memory interface) - OSPI0 area (OSPI0BI): Connected to the OSPI0 (external device interface) - OSPI1 area (OSPI1BI): Connected to the OSPI1 (external device interface)

Table 1.7 Timers

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 32-bit timer with $GPT32 \times 14$ channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer.
PWM Delay Generation Circuit (PDG)	The PWM Delay Generation circuit (PDG) has 4 channels delay circuits that can connect to the GPT. The PDG can control the rise and fall edge timing with which the PWM output for the GPT320 through the GPT323.
Port Output Enable for GPT (POEG)	The Port Output Enable (POEG) function can place the General PWM Timer (GPT) output pins in the output disable state
Low Power Asynchronous General Purpose Timer (AGT)	The Low Power Asynchronous General Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This timer consists of a reload register and a down counter. The reload register and the down counter are allocated to the same address, and can be accessed with the AGT register.
Ultra-Low-Power Timer (ULPT)	The Ultra-Low-Power Timer (ULPT) is a 32-bit timer which can be used for outputting pulses or counting external events. This 32-bit timer consists of reload registers and a down-counter. The reload registers and the down-counter are allocated to the same address and can be accessed through the ULPTCNT register.
Realtime Clock (RTC)	The realtime clock (RTC) has two counting modes, calendar count mode and binary count mode, that are used by switching register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar.
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, the WDT can be used to generate a non-maskable interrupt or an underflow interrupt.
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) has a 14-bit down-counter, which resets the MCU by a reset output when the down-counter underflows. Alternatively, generation of an interrupt request when the counter underflows can be selected. This enables detection of a program runaway taking the refresh interval into account. The IWDT has two start modes: auto start mode, in which counting automatically starts after release from the reset state, and register start mode, in which counting is started by refreshing (writing to a specific register).

Table 1.8 Communication interfaces (1 of 2)

Feature	Functional description
Serial Communications Interface (SCI)	The Serial Communications Interface (SCI) × 10 channels have asynchronous and synchronous serial interfaces: • Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA)) • 8-bit clock synchronous interface • Simple IIC (master-only) • Simple SPI • Smart card interface • Manchester interface • Simple LIN interface The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. All channels have FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator. The maximum rate supported on this MCU. Refer to the electrical characteristics for the actual rate.
I ² C Bus interface (IIC)	The I ² C Bus interface (IIC) has 3 channels. The IIC module conforms with and provides a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions.
I3C Bus Interface (I3C)	The I3C Bus Interface (I3C) has 1 channel. The I3C module conform with and provide a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions and a subset of the MIPI I3C.
Serial Peripheral Interface (SPI)	The Serial Peripheral Interface (SPI) provides high-speed full-duplex synchronous serial communications with multiple processors and peripheral devices. The maximum rate supported on this MCU. Refer to the electrical characteristics for the actual rate.
Control Area Network with Flexible Data-Rate Module (CANFD)	The CAN with Flexible Data-Rate (CANFD) module can handle classical CAN frames and CANFD frames complied with ISO 11898-1 standard. The module supports 4 transmit buffers per channel and 16 receive buffers per channel.
USB 2.0 Full-Speed module (USBFS)	The USB 2.0 Full-Speed module (USBFS) can operate as a host controller or device controller. The module supports full-speed and low-speed (host controller only) transfer as defined in Universal Serial Bus Specification 2.0. The module has an internal USB transceiver and supports all of the transfer types defined in Universal Serial Bus Specification 2.0. The USB has buffer memory for data transfer, providing a maximum of 10 pipes. Pipes 1 to 9 can be assigned any endpoint number based on the peripheral devices used for communication or based on your system.
USB 2.0 High-speed Module (USBHS)	The USB 2.0 High-Speed Module (USBHS) that operates as a host or a device controller compliant with the Universal Serial Bus (USB) Specification revision 2.0. The host controller supports USB 2.0 high-speed, full speed, and low-speed transfers, and the device controller supports USB 2.0 high-speed and full-speed transfers. The USBHS has an internal USB transceiver and supports all of the transfer types defined in the USB 2.0 specification. The USBHS has FIFO buffer for data transfers, providing a maximum of 10 pipes.
Octal Serial Peripheral Interface (OSPI)	The Octal Serial Peripheral Interface (OSPI) is a memory controller that supports Expanded Serial Peripheral Interface (xSPI) (JEDEC Standard JESD251, JESD251-1 and JESD252). The OSPI supports 1-bit, 2-bit, 4-bit and 8-bit protocols. JESD251 specifies two interface profiles where profile 1.0 is Octal SPI and profile 2.0 is HyperBus™ (HyperRAM™ and HyperFlash™). OSPI supports QSPI protocol.
Serial Sound Interface Enhanced (SSIE)	The Serial Sound Interface Enhanced (SSIE) peripheral provides functionality to interface with digital audio devices for transmitting I ² S/Monaural/TDM audio data over a serial bus. The SSIE supports an audio clock frequency of up to 50 MHz, and can be operated as a slave or master receiver, transmitter, or transceiver to suit various applications. The SSIE includes 32-stage FIFO buffers in the receiver and transmitter, and supports interrupts and DMA-driven data reception and transmission.
SD/MMC Host Interface (SDHI)	The Secure Digital (SD) Card and Multi Media Card (MMC) Host Interface provides the functionality required to connect a variety of external memory cards to the MCU. The SDHI supports both 1- and 4-bit buses for connecting memory cards that support SD, SDHC, and SDXC formats. When developing host devices that are compliant with the SD Specifications, you must comply with the SD Host/Ancillary Product License Agreement (SD HALA). The MMC interface supports 1-bit, 4-bit, and 8-bit MMC buses that provide eMMC 4.51 (JEDEC Standard JESD 84-B451) device access. This interface also provides backward compatibility and supports high-speed SDR transfer modes.

Table 1.8 Communication interfaces (2 of 2)

Feature	Functional description
Layer 3 Ethernet Switch Module (ESWM)	The Layer 3 Ethernet Switch Module (ESWM) consists on an Ethernet switch with higher level routing capability and multi-protocol interface support. It allows autonomous frame routing within same and between different network interfaces protocols (for now only Ethernet) for optimized gateway applications.
Pulse Density Modulation Interface (PDMIF)	PDM-IF has maximum three channels that are connectable with external microphone which outputs the pulse density modulated (PDM) signal. PDM-IF is connectable with up to three external microphones. PDM-IF can filter and convert 1-bit digital data streams that were pulse density modulated at a high sampling rate into 20-bit or 16-bit digital data at a lower sampling rate.

Table 1.9 Analog

Feature	Functional description
16-bit A/D Converter (ADC16H)	A 16-bit A/D Converter is provided. Up to 23 analog input channels are selectable. Temperature sensor output, and internal reference voltage and VBATT 1/6 voltage monitor are selectable for conversion.
12-bit D/A Converter (DAC12)	A 12-bit D/A Converter (DAC12) is provided.
Temperature Sensor (TSN)	The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC16H for conversion and can be further used by the end application. The sensor outputs an abnormal temperature detection signal to the reset control circuit and can be used to prevent the malfunction due to abnormal temperature.
High-Speed Analog Comparator (ACMPHS)	The High-Speed Analog Comparator (ACMPHS) can be used to compare an analog input voltage with a reference voltage and to provide a digital output based on the result of conversion. Both the analog input voltage and the reference voltage can be provided to the ACMPHS from internal sources (D/A converter output or internal reference voltage) and an external source. Such flexibility is useful in applications that require go/no-go comparisons to be performed between analog signals without necessarily requiring A/D conversion.

Table 1.10 Human machine interfaces (1 of 2)

Feature	Functional description
Graphics LCD Controller (GLCDC)	The Graphics LCD Controller (GLCDC) provides multiple functions and supports various data formats and panels. Key GLCDC features include: - GLCDC0BI/GLCDC1BI master function for accessing graphics data - Superimposition of three planes (single-color background plane, graphic 1-plane, and graphic 2-plane) - Support for many types of 32-bit or 16-bit per pixel graphics data and 8-bit, 4-bit, or 1-bit LUT data format - Digital interface signal output supporting a video image size of WXGA.
2D Drawing Engine (DRW)	The 2D Drawing Engine (DRW) provides flexible functions that can support almost any object geometry rather than being bound to only a few specific geometries such as lines, triangles, or circles. The edges of every object can be independently blurred or antialiased. Rasterization is executed at one pixel per clock on the bounding box of the object from left to right and top to bottom. The DRW can also raster from bottom to top to optimize the performance in certain cases. In addition, optimization methods are available to avoid rasterization of many empty pixels of the bounding box. The distances to the edges of the object are calculated by a set of edge equations for every pixel of the bounding box. These edge equations can be combined to describe the entire object. If a pixel is inside the object, it is selected for rendering. If it is outside, it is discarded. If it is on the edge, an alpha value can be chosen proportional to the distance of the pixel to the nearest edge for antialiasing. Every pixel that is selected for rendering can be textured. The resulting ARGB quadruple can be modified by a general raster operation approach independently for each of the four channels. The ARGB quadruples can then be blended with one of the multiple blend modes of the DRW. The DRW provides two inputs (texture read and framebuffer read), and one output (framebuffer write). The internal color format is always ARGB (8888). The color formats from the inputs are converted to the internal format on read and a conversion back is made on write.
Capture Engine Unit (CEU)	The Capture Engine Unit (CEU) is a capture module that fetches image data externally input and transfers it to the memory.

Table 1.10 Human machine interfaces (2 of 2)

Feature	Functional description
MIPI DSI interface	The MIPI DSI interface module has a Transmitter function for MIPI Alliance Specification for Display Serial Interface 2 (DSI-2). This module supports MIPI Alliance Specification for Display Serial Interface 2 (DSI-2) Specification. And it works with MIPI Alliance Specification for D-PHY Specification. This module provides a solution for transmitting MIPI DSI-2 compliant digital video and packets.
MIPI CSI interface	MIPI CSI-2 can receive signals conforming to the MIPI CSI-2 standard, extracts video data from various packets, and sends them to Video Input Module in the subsequent stage.
Video Input Module (VIN)	Video Input Module (VIN) can receive video data received from MIPI CSI-2, and perform appropriate image processing for each. The image-processed data is temporarily stored in the FIFO and transferred to an external memory. See section x, Video Input Module (VIN) .

Table 1.11 Neural processing

Feature	Functional description
Arm® Ethos™-U55 NPU	- Maximum operating frequency: 500 MHz - Arm® Ethos™-U55 NPU - Revision: r2p0_01eac0 - Number of 8x8 MACs: 256 units - Network: 8-bit and 16-bit integer quantized Convolutional Neural Networks (CNN) and Recurrent Neural Networks (RNN) - Compression: 8-bits weights

Table 1.12 Data processing

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The Cyclic Redundancy Check (CRC) calculator generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generation polynomials are available. The snoop function allows monitoring reads from and writes to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer.
Data Operation Circuit (DOC)	The Data Operation Circuit (DOC) compares, adds, and subtracts 32-bits data. When a selected condition applies, 32-bit data is compared and an interrupt can be generated.

Table 1.13 Security

Feature	Functional description
Security function	- ARMv8-M TrustZone security - Privileged control - Device lifecycle management - Authentication Level (AL) - Key injection - Secure pin multiplexing - HUK zeroization - VBATT backup registers zeroization - Secure boot - Secure factory programming
Renesas Secure IP (RSIP-E50D)	- Symmetric cryptography: AES and ChaCha20-Poly1305 - Asymmetric cryptography: RSA and ECC - Message digest computation: HASH, HMAC 128-bit true random number generation circuit 256-bit Hardware Unique Key (HUK) 128-bit unique ID - OEM boot loader version - Key data for the decryption on-the-fly (DOTF) - SPA/DPA Protections
Decryption on-the-fly (DOTF)	Decryption on-the-fly (DOTF) decrypts the encrypted content stored in the external memory in real-time.

1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.14 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.14 Product list

Product part number	Product group	CPU	MIPI DSI/CSI	Package code	Code MRAM	SRAM	Flash	Operating junction temperature												
R7KA8P1ADLCAB	A	single	—	PLBG0224JA-A	512 KB	2 MB	—	0 to 95 °C												
R7KA8P1ADLCAC				PLBG0289JA-A																
R7KA8P1ADDCAB	B			PLBG0224JA-A	1 MB			-40 to 105 °C												
R7KA8P1ADDCAC				PLBG0289JA-A																
R7KA8P1AFLCAB	A			PLBG0224JA-A	1 MB			0 to 95 °C												
R7KA8P1AFLCAC				PLBG0289JA-A																
R7KA8P1AFDCAB	B			PLBG0224JA-A	1 MB			-40 to 105 °C												
R7KA8P1AFDCAC				PLBG0289JA-A																
R7KA8P1BDLCAB	A	✓	PLBG0224JA-A	512 KB	2 MB		0 to 95 °C													
R7KA8P1BDLCAC			PLBG0289JA-A																	
R7KA8P1BDDCAB	B		PLBG0224JA-A	1 MB			-40 to 105 °C													
R7KA8P1BDDCAC			PLBG0289JA-A																	
R7KA8P1BFLCAB	A		PLBG0224JA-A	1 MB			0 to 95 °C													
R7KA8P1BFLCAC			PLBG0289JA-A																	
R7KA8P1BFDCAB	B		PLBG0224JA-A	1 MB			-40 to 105 °C													
R7KA8P1BFDCAC			PLBG0289JA-A																	
R7KA8P1JFLCAB	A	dual	—	PLBG0224JA-A	1 MB	2 MB		0 to 95 °C												
R7KA8P1JFLCAC				PLBG0289JA-A																
R7KA8P1JFDCAB	B			PLBG0224JA-A				1 MB			-40 to 105 °C									
R7KA8P1JFDCAC				PLBG0289JA-A																
R7KA8P1KFLCAB	A		✓	PLBG0224JA-A	1 MB			0 to 95 °C												
R7KA8P1KFLCAC				PLBG0289JA-A																
R7KA8P1KFDCAB	B			PLBG0224JA-A				1 MB			-40 to 105 °C									
R7KA8P1KFDCAC				PLBG0289JA-A																
R7JA8P1JRLSAJ	A	dual	—	PLBG0303xx-x	1 MB	4 MB	8 MB	0 to 95 °C												
R7JA8P1JSLSAJ																				
R7JA8P1JRDSAJ	B													-40 to 105 °C						
R7JA8P1JSDSAJ																				
R7JA8P1KRLSAJ	A		✓											0 to 95 °C						
R7JA8P1KSLSAJ																				
R7JA8P1KRDSAJ	B																			-40 to 105 °C
R7JA8P1KSDSAJ																				

1.4 Function Comparison

Table 1.15 Function Comparison (1 of 2)

Parts number		R7KA8P 1AxxCA C	R7KA8P 1BxxCA C	R7KA8P 1JxxCA C	R7KA8P 1KxxCA C	R7KA8P 1AxxCA B	R7KA8P 1BxxCA B	R7KA8P 1JxxCA B	R7KA8P 1KxxCA B	R7JA8P1 JxxSAJ	R7JA8P 1KxxSA J
Pin count		289				224				303	
Package		BGA									
I/O Port		208	199	208	199	149	142	149	142	196	187
Code MRAM		1 MB, 512 KB								1 MB	
CPU0 TCM		256 KB									
CPU1 TCM		No		128 KB		No		128 KB			
CPU0 I/D Caches		32 KB									
CPU1 C/S Caches		No		32 KB		No		32 KB			
SRAM		1792 KB		1664 KB		1792 KB		1664 KB			
Flash		No								8 MB, 4 MB	
DMA	DTC	1		2		1		2			
	DMAC	8		16		8		16			
BUS	External bus	32-bit bus				16-bit bus					
	SDRAM	32-bit bus				16-bit bus					
System	CPU0 clock	1 GHz (max.)									
	CPU1 clock	No		250 MHz (max.)		No		250 MHz (max.)			
	CPUs clock sources	MOSC, SOSC, HOCO, MOCO, LOCO, PLL1P									
	CAC	Yes									
	WDT	1		2		1		2			
	IWDT	Yes									
	Backup register	128 B									
Communic ation	SCI	10				9				10	
	IIC	3									
	I3C	Yes									
	SPI	2									
	CANFD	2									
	USBFS	Yes									
	USBHS	Yes									
	OSPI	2				1				2*2	
	SSIE	2									
	SDHI/MM C	2									
	ESWM	MII, RMII, GMII, RGMII				MII, RMII, RGMII				MII, RMII, GMII, RGMII	
	PDMIF	Yes									

Table 1.15 Function Comparison (2 of 2)

Parts number		R7KA8P 1AxxCA C	R7KA8P 1BxxCA C	R7KA8P 1JxxCA C	R7KA8P 1KxxCA C	R7KA8P 1AxxCA B	R7KA8P 1BxxCA B	R7KA8P 1JxxCA B	R7KA8P 1KxxCA B	R7JA8P1 JxxSAJ	R7JA8P 1KxxSA J
Timers	GPT32*1	14									
	PDG	4									
	AGT*1	2									
	ULPT*1	2									
	RTC	Yes									
Analog	ADC16H	Unit 0: 15, Unit 1: 15				Unit 0: 7, Unit 1: 5				Unit 0: 15, Unit 1: 15	
	DAC12	2									
	ACMPHS	4									
	TSN	Yes									
HMI	GLCDC	RGB888									
	DRW	Yes									
	MIPI DSI/CSI	No	Yes	No	Yes	No	Yes	No	Yes	No	Yes
	VIN	No	Yes	No	Yes	No	Yes	No	Yes	No	Yes
	CEU	Yes									
Neural processing	NPU	Yes									
Data processing	CRC	Yes									
	DOC	Yes									
Event control	ELC	Yes									
Security		RSIP-E50D, Decryption on-the-fly, Secure Debug, OTP, TrustZone, and Lifecycle management									

Note: The product name differs depend on the memory size is supported. See [section 1.3. Part Numbering](#).

Note 1. Available pins depend on the Pin count, about details see [section 1.7. Pin Lists](#).

Note 2. OSPI1 is connected to the serial Flash in the SiP product.

1.5 Pin Functions

Table 1.16 Pin functions (1 of 7)

Function	Signal	I/O	Description
Power supply	VCC_01 to VCC_10, VCC2_11 to VCC2_15	Input	Power supply pin. Connect it to the system power supply. Connect this pin to the same numbered VSS_01 to VSS_15 by a 0.1-μF capacitor. The capacitor should be placed close to the pin. In the SiP product, connect VCC2_11 to VCC2_15 to the 1.8V system power supply.
	VCC2_16 to VCC2_19	Input	Dedicated power supply pin for the SiP product. Connect it to the 1.8V system power supply. Connect this pin to the same numbered VSS_16 to VSS_19 by a 0.1-μF capacitor. The capacitor should be placed close to the pin.
	VCC_DCDC	Input	Switching regulator power supply pin.
	VLO	I/O	Switching regulator pin.
	VCL0 to VCL11	Input	Connect this pin to the same numbered VSS0 to VSS11 pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VBATT	Input	Battery Backup power pin
	VSS_01 to VSS_15, VSS0 to VSS11, VSS_DCDC	Input	Ground pin. Connect it to the system power supply (0 V).
	VSS_16 to VSS_19, VSS	Input	Dedicated ground pin for the SiP product. Connect it to the system power supply (0 V).
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin.
	EXTAL	Input	
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal resonator between XCOUT and XCIN.
	XCOUT	Output	
	EXCIN	Input	External sub-clock input
	CLKOUT	Output	Clock output pin
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.
	PUP	Input	Connect to VCC2 through a resistor.
CAC	CACREF	Input	Measurement reference clock input pin
On-chip emulator	TMS	Input	On-chip emulator or boundary scan pins
	TDI	Input	
	TCK	Input	
	TDO	Output	
	TCLK	Output	Output clock for synchronization with the trace data
	TDATA0 to TDATA3	Output	Trace data output
	SWO	Output	Serial wire trace output pin
	SWDIO	I/O	Serial wire debug data input/output pin
	SWCLK	Input	Serial wire clock pin
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQn	Input	Maskable interrupt request pins
	IRQn-DS	Input	Maskable interrupt request pins that can also be used in Deep Software Standby mode

Table 1.16 Pin functions (2 of 7)

Function	Signal	I/O	Description
External bus interface	EBCLK	Output	Outputs the external bus clock for external devices
	RD	Output	Strobe signal indicating that reading from the external bus interface space is in progress, active-low
	WR	Output	Strobe signal indicating that writing to the external bus interface space is in progress, in 1-write strobe mode, active-low
	WRn	Output	Strobe signals indicating that either group of data bus pins (D07 to D00, D15 to D08, D23 to D16 or D31 to D24) is valid in writing to the external bus interface space, in byte strobe mode, active-low
	BCn	Output	Strobe signals indicating that either group of data bus pins (D07 to D00, D15 to D08, D23 to D16 or D31 to D24) is valid in access to the external bus interface space, in 1-write strobe mode, active-low
	ALE	Output	Address latch signal when address/data multiplexed bus is selected
	WAIT	Input	Input pin for wait request signals in access to the external space, active-low
	CSn	Output	Select signals for CS areas, active-low
	A00 to A23	Output	Address bus
	D00 to D31	I/O	Data bus
	A00/D00 to A15/D15	I/O	Address/data multiplexed bus
SDRAM interface	SDCLK	Output	Outputs the SDRAM-dedicated clock
	CKE	Output	SDRAM clock enable signal
	SDCS	Output	SDRAM chip select signal, active low
	RAS	Output	SDRAM low address strobe signal, active low
	CAS	Output	SDRAM column address strobe signal, active low
	WE	Output	SDRAM write enable signal, active low
	DQMn	Output	SDRAM I/O data mask enable signal for DQ07 to DQ00, DQ15 to DQ08, DQ23 to DQ16 or DQ31 to DQ24
	A00 to A16	Output	Address bus
	DQ00 to DQ31	I/O	Data bus
GPT	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	External trigger input pins
	GTIOCnA, GTIOCnB	I/O	Input capture, output compare, or PWM output pins
	GTADSM0, GTADSM1	Output	A/D conversion start request monitoring output pins
	GTCPPOn	Output	Toggle output synchronized with PWM period
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)

Table 1.16 Pin functions (3 of 7)

Function	Signal	I/O	Description
AGT	AGTEEn	Input	External event input enable signals
	AGTIOn	I/O	External event input and pulse output pins
	AGTOOn	Output	Pulse output pins
	AGTOAn	Output	Output compare match A output pins
	AGTOBn	Output	Output compare match B output pins
ULPT	ULPTEEn	Input	External count control input
	ULPTEVIn	Input	External event input
	ULPTEEn-DS	Input	External count control input that can also be used in Deep Software Standby mode 1
	ULPTEVIn-DS	Input	External event input that can also be used in Deep Software Standby mode 1
	ULPTOn	Output	Pulse output
	ULPTOAn	Output	Output compare match A output
	ULPTOBn	Output	Output compare match B output
	ULPTOn-DS	Output	Pulse output that can also be used in Deep Software Standby mode 1
	ULPTOAn-DS	Output	Output compare match A output that can also be used in Deep Software Standby mode 1
	ULPTOBn-DS	Output	Output compare match B output that can also be used in Deep Software Standby mode 1
RTC	RTCOUT	Output	Output pin for 1-Hz or 64-Hz clock
	RTCICn	Input	Time capture event input pins
SCI	SCKn	I/O	Input/output pins for the clock (clock synchronous mode)
	RXDn	Input	Input pins for received data (asynchronous mode/clock synchronous mode)
	TXDn	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)
	CTS _n _RTS _n	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low.
	CTS _n	Input	Input for the start of transmission.
	DEn	Output	Driver enable signal for RS-485
	SCLn	I/O	Input/output pins for the IIC clock (simple IIC mode)
	SDAn	I/O	Input/output pins for the IIC data (simple IIC mode)
	SCKn	I/O	Input/output pins for the clock (simple SPI mode)
	MISO _n	I/O	Input/output pins for slave transmission of data (simple SPI mode)
	MOSI _n	I/O	Input/output pins for master transmission of data (simple SPI mode)
	SS _n	Input	Chip-select input pins (simple SPI mode), active-low
IIC	SCLn	I/O	Input/output pins for the clock
	SDAn	I/O	Input/output pins for data
I3C	I3C_SCL0	I/O	Input/output pins for the clock
	I3C_SDA0	I/O	Input/output pins for data
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin
	MOSIA, MOSIB	I/O	Input or output pins for data output from the master
	MISOA, MISOB	I/O	Input or output pins for data output from the slave
	SSLA0, SSLB0	I/O	Input or output pin for slave selection
	SSLA1 to SSLA3, SSLB1 to SSLB3	Output	Output pins for slave selection

Table 1.16 Pin functions (4 of 7)

Function	Signal	I/O	Description
CANFD	CRXn	Input	Receive data
	CTXn	Output	Transmit data
USBFS	VCC_USB	Input	Power supply pin
	VSS_USB	Input	Ground pin
	USB_DP	I/O	D+ pin of the USB on-chip transceiver. Connect this pin to the D+ pin of the USB bus.
	USB_DM	I/O	D- pin of the USB on-chip transceiver. Connect this pin to the D- pin of the USB bus.
	USB_VBUS	Input	USB cable connection monitor pin. Connect this pin to VBUS of the USB bus. The VBUS pin status (connected or disconnected) can be detected when the USB module is operating as a function controller.
	USB_EXICEN	Output	Low-power control signal for external power supply (OTG) chip
	USB_VBUSEN	Output	VBUS (5 V) supply enable signal for external power supply chip
	USB_OVRCURA, USB_OVRCURB	Input	Connect the external overcurrent detection signals to these pins. Connect the VBUS comparator signals to these pins when the OTG power supply chip is connected.
	USB_OVRCURA-DS, USB_OVRCURB-DS	Input	Overcurrent pins for USBFS that can also be used in Deep Software Standby mode 1. Connect the external overcurrent detection signals to these pins. Connect the VBUS comparator signals to these pins when the OTG power supply chip is connected.
	USB_ID	Input	Connect the MicroAB connector ID input signal to this pin during operation in OTG mode
USBHS	VCC_USBHS	Input	Power supply pin
	VSS1_USBHS, VSS2_USBHS	Input	Ground pin
	AVCC_USBHS	Input	Analog power supply
	USBHS_RREF	I/O	Reference current source pin for the USBHS Must be connected to the AVSS_USBHS pin through a 2.2-kΩ (±1%) resistor.
	USBHS_DP	I/O	Input/output pin for the D+ data line of the USB bus
	USBHS_DM	I/O	Input/output pin for the D- data line of the USB bus
	USBHS_EXICEN	Output	Must be connected to the OTG power supply IC
	USBHS_ID	input	Must be connected to the OTG power supply IC
	USBHS_VBUSEN	Output	VBUS power supply enable pin for the USBHS
	USBHS_OVRCURA, USBHS_OVRCURB	Input	Overcurrent pin for the USBHS
	USBHS_OVRCURA-DS, USBHS_OVRCURB-DS	Input	Overcurrent pin for the USBHS that can also be used in Deep Software Standby mode 1.
	USBHS_VBUS	Input	USB cable connection monitor input pin

Table 1.16 Pin functions (5 of 7)

Function	Signal	I/O	Description
OSPI	OM_n_SCLK	Output	Clock output (OCTACLK divided by 2)
	OM_n_SCLKN	Output	Inverted clock output (OCTACLK divided by 2)
	OM_n_CSn	Output	Chip select signal for an OctaFlash device, active-low
	OM_n_DQS	I/O	Read data strobe/write data mask signal
	OM_n_SIO _n	I/O	Data input/output
	OM_n_RESET	Output	Reset signal for both slave devices, active-low
	OM_n_ECSINT1	Input	Error Correction Status and Interrupt for slave1
	OM_n_RSTO1	Input	Slave reset status for slave1
	OM_n_WP1	Output	Write Protect for slave1, active-low
SSIE	SSIBCK0, SSIBCK1	I/O	SSIE serial bit clock pins
	SSILRCK0/SSIFS0, SSILRCK1/SSIFS1	I/O	LR clock/frame synchronization pins
	SSITXD0	Output	Serial data output pin
	SSIRXD0	Input	Serial data input pin
	SSIDATA1	I/O	Serial data input/output pins
	AUDIO_CLK	Input	External clock pin for audio (input oversampling clock)
SDHI/MMC	SDnCLK	Output	SD clock output pins
	SDnCMD	I/O	Command output pin and response input signal pins
	SDnDAT0 to SDnDAT7	I/O	SD and MMC data bus pins
	SDnCD	Input	SD card detection pins
	SDnWP	Input	SD write-protect signals

Table 1.16 Pin functions (6 of 7)

Function	Signal	I/O	Description
ESWM	ETn_GTX_CLK	Output	1000 Mb/s transmit clock
	ETn_TX_CLK	Input	100 Mb/s, 10 Mb/s transmit clock
	ETn_RX_CLK	Input	Receive clock
	ETn_TX_EN	Output	Transmit enable
	ETn_TXD0 to ETn_TXD7	Output	Transmit data
	ETn_TX_ER	Output	Transmit coding error
	ETn_RX_DV	Input	Receive data valid
	ETn_RXD0 to ETn_RXD7	Input	Receive data
	ETn_RX_ER	Input	Receive error
	ETn_MDC	Output	Management data clock
	ETn_MDIO	I/O	Management data input/output
	RGMIIn_TXC	Output	Transmit clock
	RGMIIn_RXC	Input	Receive clock
	RGMIIn_TX_CTL	Output	Transmit control
	RGMIIn_TXD0 to RGMIIn_TXD3	Output	Transmit data
	RGMIIn_RX_CTL	Input	Receive control
	RGMIIn_RXD0 to RGMIIn_RXD3	Input	Receive data
	RMIIIn_REF50CK	Input	Synchronous clock reference
	RMIIIn_TX_EN	Output	Transmit enable
	RMIIIn_TXD0 to RMIIIn_TXD1	Output	Transmit data
	RMIIIn CRS_DV	Input	Carrier sense/Receive data valid
	RMIIIn_RXD0 to RMIIIn_RXD1	Input	Receive data
	RMIIIn_RX_ER	Input	Receive error
	ETn_LINKSTA	Input	PHY Link Status
	ETn_INT	Input	PHY interrupt
	ETn_WOL	Output	Wake-on-LAN. This signal indicates that a Magic Packet was received.
	GPTPm_CAPTURE	Input	Media clock capture input
	GPTPm_MATCH	Output	Media clock recovery output
	GPTPm_PPS	Output	PPS signal
	GPTP_PTPOUT0 to GPTP_PTPOUT3	Output	PTP Pulse generator signal
	ET_TAS_STA0 to ET_TAS_STA3	Output	TAS status monitor
	ETHPHYCLK	Output	Clock output for PHY
PDMIF	PDMCLK0 to PDMCLK2	Output	Clock output pin
	PDMDAT0 to PDMDAT2	Input	Data input pin

Table 1.16 Pin functions (7 of 7)

Function	Signal	I/O	Description
Analog power supply	AVCC0	Input	Analog voltage supply pin. This is used as the analog power supply for the respective modules.
	AVSS0	Input	Analog ground pin. This is used as the analog ground for the respective modules. Supply this pin with the same voltage as the VSS pin.
	VREFH	Input	Analog reference voltage supply pin for the ADC16H (unit 1) and D/A Converter. Connect this pin to AVCC0 when not using the ADC16H (unit 1) and D/A Converter.
	VREFL	Input	Analog reference ground pin for the ADC16H and D/A Converter. Connect this pin to AVSS0 when not using the ADC16H (unit 1) and D/A Converter.
	VREFH0	Input	Analog reference voltage supply pin for the ADC16H (unit 0). Connect this pin to AVCC0 when not using the ADC16H (unit 0).
	VREFL0	Input	Analog reference ground pin for the ADC16H. Connect this pin to AVSS0 when not using the ADC16H (unit 0).
ADC16H	ANxxx	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADTRGm	Input	Input pins for the external trigger signals that start the A/D conversion, active-low.
	ADSTm	Output	AD conversion start
	ADmFLAG1	Output	AD conversion end
	ADSYNC	Output	Synchronization signal between units
DAC12	DAn	Output	Output pins for the analog signals processed by the D/A converter.
ACMPHS	VCOUT	Output	Comparator output pin
	IVREFn	Input	Reference voltage input pins for comparator
	IVCMPn	Input	Analog voltage input pins for comparator
I/O ports	Pmn	I/O	General-purpose input/output pins (m: port number, n: pin number)
	P200	Input	General-purpose input pin
GLCDC	LCD_DATA23 to LCD_DATA00	Output	Data output pins for panel
	LCD_TCON3 to LCD_TCON0	Output	Output pins for panel timing adjustment
	LCD_CLK	Output	Panel clock output pin
	LCD_EXTCLK	Input	Panel clock source input pin
MIPI	VCC18_MIPI	Input	Power supply pin
	AVCC_MIPI	Input	Analog power supply
	VSS_MIPI	Input	Ground pin
	MIPI_CL_P	Output	DSI/CSI Clock Lane positive pin
	MIPI_CL_N	Output	DSI/CSI Clock Lane negative pin
	MIPI_DL0_P	I/O	DSI/CSI Data Lane 0 positive pin
	MIPI_DL0_N	I/O	DSI/CSI Data Lane 0 negative pin
	MIPI_DL1_P	Output	DSI/CSI Data Lane 1 positive pin
	MIPI_DL1_N	Output	DSI/CSI Data Lane 1 negative pin
	DSI_TE	Input	DSI Tearing Effect pin
CEU	VIO_D15 to VIO_D0	Input	CEU data bus pins
	VIO_CLK	Input	CEU clock pins
	VIO_VD	Input	CEU vertical sync pins
	VIO_HD	Input	CEU horizontal sync pins
	VIO_FLD	Input	Field signal pins

1.6 Pin Assignments

The following figures show the pin assignments from the top view.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
A	P609	P113	P115	P112	P302	P915	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P309	P906	P905	P907	P904	P207	A
B	P813	PA12	P114	PA11	P300	P303	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P311	P908	P909	P206	PD01	PD02	B
C	PA06	P613	PA13	P301	P200	P210/T MS/S WDIO	P208/T DI	P110	P308	P305	P307	P911	P312	PD04	PD03	PD05	PD06	C
D	PA04	P611	P610	PA14	RES	P211/T CK/S WCLK	P109	P108	P903	P304	P306	P912	PB04	PB07	PB05	PB03	PB01	D
E	PA15	P615	P614	P612	P914	P201/ MD	P209/T DO	P111	P902	P310	P910	P913	PB02	PB06	PD07	PB00	P706	E
F	PA02	PA10	PA08	PA09	PC14	VCC_0 8	VSS_0 8	VSS3	VCL3	VSS_0 7	VCC_0 7	P700	P702	P406	P701	P707	P705	F
G	PA00	PA03	PA05	PA07	PC12	VCC_0 9	VSS_0 9	VSS4	VCL4	VSS_0 6	VCC_0 6	P405	P704	P703	VSS_0 3	VCC_0 5	VSS_0 5	G
H	P504	P503	P505	PA01	PC11	VCC_1 0	VSS_1 0	VSS7	VCL5	VSS5	VCC_0 4	VSS_0 4	P403	VCC_0 3	VCC_U SBHS	USBH S_DP	USBH S_DM	H
J	P506	P507	P508	P509	PC13	VCC2_ 11	VSS_1 1	VCL7	VCL6	VSS6	VCL2	VSS2	P404	VSS_0 2	USBH S_RRE F	VSS2_ USBH S	VSS1_ USBH S	J
K	PC15	P608	P510	PD00	PC07	VSS_1 2	VSS9	VCL9	VCL8	VSS8	VCL1	VSS1	P410	VCC_0 2	AVCC_ USBH S	P213/X TAL	P212/E XTAL	K
L	PC03	PC02	PC04	PC09	PC05	VCC2_ 12	VSS_1 4	VSS_1 5	VSS10	VCL10	VCL0	VSS0	P414	P402	VCC_0 1	P214/X COUT	P215/X CIN/EX CIN	L
M	PC00	P607	PC01	PC08	PC10	P104	VCC2_ 14	VCC2_ 15	P810	VSS11	VCL11	P412	P710	P411	P408	VBATT	VSS_0 1	M
N	P605	P604	P606	PC06	P107	P106	P105	P811	P013	P011	P807	P708	P712	P714	P711	P713	P401	N
P	P603	P602	P600	P601	P102	P801	P803	P812	P012	P010	P009	P805	P512	P413	P515	P709	P400	P
R	VCC2_ 13	VCC18_ MIPI	VSS_ MIPI	P103	P101	P802	P804	P501	AVCC0	AVSS0	P005	P003	P513	P514	P415	P409	P407	R
T	MIPI_D L0_P	MIPI_C L_P	MIPI_D L1_P	AVCC_ MIPI	P809	P800	P502	P014	VREFL 0	VREFL 0	P004	P007	P001	P806	P715	P815/U SB_DP	VSS_U SB	T
U	MIPI_D L0_N	MIPI_C L_N	MIPI_D L1_N	VSS_1 3	P808	P100	P500	P015	VREF H	VREF H0	P008	P006	P000	P002	P511	P814/U SB_DP	VCC_U SB	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	

Figure 1.3 Pin assignment for BGA 289-pin

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
A	P609	P113	P115	P112	P302	P915	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P309	P906	P905	P907	P904	P207	A
B	P813	PA12	P114	PA11	P300	P303	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P311	P908	P909	P206	PD01	PD02	B
C	PA06	P613	PA13	P301	P200	P210/T MS/S WDIO	P208/T DI	P110	P308	P305	P307	P911	P312	PD04	PD03	PD05	PD06	C
D	PA04	P611	P610	PA14	RES	P211/T CK/S WCLK	P109	P108	P903	P304	P306	P912	PB04	PB07	PB05	PB03	PB01	D
E	PA15	P615	P614	P612	P914	P201/ MD	P209/T DO	P111	P902	P310	P910	P913	PB02	PB06	PD07	PB00	P706	E
F	PA02	PA10	PA08	PA09	PC14	VCC_0 8	VSS_0 8	VSS3	VCL3	VSS_0 7	VCC_0 7	P700	P702	P406	P701	P707	P705	F
G	PA00	PA03	PA05	PA07	PC12	VCC_0 9	VSS_0 9	VSS4	VCL4	VSS_0 6	VCC_0 6	P405	P704	P703	VSS_0 3	VCC_0 5	VSS_0 5	G
H	P504	P503	P505	PA01	PC11	VCC_1 0	VSS_1 0	VSS7	VCL5	VSS5	VCC_0 4	VSS_0 4	P403	VCC_0 3	VCC_U SBHS	USBH S_DP	USBH S_DM	H
J	P506	P507	P508	P509	PC13	VCC2_ 11	VSS_1 1	VCL7	VCL6	VSS6	VCL2	VSS2	P404	VSS_0 2	USBH S_RRE F	VSS2_ USBH S	VSS1_ USBH S	J
K	PC15	P608	P510	PD00	PC07	VSS_1 2	VSS9	VCL9	VCL8	VSS8	VCL1	VSS1	P410	VCC_0 2	AVCC_ USBH S	P213/X TAL	P212/E XTAL	K
L	PC03	PC02	PC04	PC09	PC05	VCC2_ 12	VSS_1 4	VSS_1 5	VSS10	VCL10	VCL0	VSS0	P414	P402	VCC_0 1	P214/X COUT	P215/X CIN/EX CIN	L
M	PC00	P607	PC01	PC08	PC10	P104	VCC2_ 14	VCC2_ 15	P810	VSS11	VCL11	P412	P710	P411	P408	VBATT	VSS_0 1	M
N	P605	P604	P606	PC06	P107	P106	P105	P811	P013	P011	P807	P708	P712	P714	P711	P713	P401	N
P	P603	P602	P600	P601	P102	P801	P803	P812	P012	P010	P009	P805	P512	P413	P515	P709	P400	P
R	VCC2_ 13	P315	P900	P103	P101	P802	P804	P501	AVCC0	AVSS0	P005	P003	P513	P514	P415	P409	P407	R
T	P205	P203	P313	P901	P809	P800	P502	P014	VREFL	VREFL 0	P004	P007	P001	P806	P715	P815/U SB_D M	VSS_U SB	T
U	P204	P202	P314	VSS_1 3	P808	P100	P500	P015	VREF H	VREF H 0	P008	P006	P000	P002	P511	P814/U SB_DP	VCC_U SB	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	

Figure 1.4 Pin assignment for without_MIPi_BGA 289-pin

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
A	NC	PA11	P114	P112	P300	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P309	P312	P908	P905	P206	A
B	P610	PA12	P115	P113	P302	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P311	P310	P906	P907	P909	B
C	P612	P611	PA13	P609	P301	RES	P210/T MS/S WDIO	P211/T CK/S WCLK	P304	P306	P305	P307	PB03	PB00	PB01	C
D	P615	P613	P614	PA14	P200	P208/T DI	P201/ MD	P209/T DO	P902	P308	PB02	PB04	P705	P707	P706	D
E	PA15	PA08	P813	PA09	VCC_0 8	VSS_0 8	VSS5	VCL5	VSS_0 7	VCC_0 7	P405	P702	P704	P406	P701	E
F	PA06	PA10	PA05	PA07	VCC_0 9	VSS_0 9	VSS6	VCL6	VCL4	VSS4	P700	P703	VSS_0 3	VCC_0 5	VSS_0 5	F
G	PA04	PA02	PA01	PA03	VCC_1 0	VSS_1 0	VSS7	VCL7	VCL3	VSS3	P404	VCC_0 3	VCC_U SBHS	USBH S_DP	USBH S_DM	G
H	PA00	P504	P503	P505	PC14	VSS_1 5	VSS8	VCL8	VCL2	VSS2	P403	VSS_0 2	USBH S_RRE F	VSS2_ USBH S	VSS1_ USBH S	H
J	P506	P510	P507	P508	PC12	VCC2_ 15	VSS9	VCL9	VCL1	VSS1	P402	VCC_0 2	AVCC_ USBH S	P213/X TAL	P212/E XTAL	J
K	PC15	P608	PD00	P509	VCC2_ 14	VSS_1 4	VSS10	VCL10	VCL0	VSS0	P410	P407	VCC_0 1	P214/X COUT	P215/X CIN/EX CIN	K
L	PC13	P604	P603	P107	P106	P104	P105	VSS11	VCL11	P409	P414	P408	P415	VBATT	VSS_0 1	L
M	PC11	P602	P600	P601	P102	P801	P803	P009	P007	P708	P411	P710	P709	P711	P401	M
N	VCC2_ 12	VCC18_ MIPI	VSS_ MIPI	P103	P101	P802	P804	AVCC0	AVSS0	P005	P001	P712	P714	P713	P400	N
P	MIPI_D LO_P	MIPI_C L_P	MIPI_D L1_P	AVCC_ MIPI	P809	P800	P015	VREFL	VREFL 0	P006	P002	P003	P512	P815/U SB_D M	VSS_U SB	P
R	MIPI_D LO_N	MIPI_C L_N	MIPI_D L1_N	VSS_1 2	P808	P100	P014	VREF H	VREF H0	P008	P004	P000	P511	P814/U SB_DP	VCC_U SB	R
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

Figure 1.5 Pin assignment for BGA 224-pin

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
A	NC	PA11	P114	P112	P300	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P309	P312	P908	P905	P206	A
B	P610	PA12	P115	P113	P302	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P311	P310	P906	P907	P909	B
C	P612	P611	PA13	P609	P301	RES	P210/T MS/S WDIO	P211/T CK/S WCLK	P304	P306	P305	P307	PB03	PB00	PB01	C
D	P615	P613	P614	PA14	P200	P208/T DI	P201/ MD	P209/T DO	P902	P308	PB02	PB04	P705	P707	P706	D
E	PA15	PA08	P813	PA09	VCC_0 8	VSS_0 8	VSS5	VCL5	VSS_0 7	VCC_0 7	P405	P702	P704	P406	P701	E
F	PA06	PA10	PA05	PA07	VCC_0 9	VSS_0 9	VSS6	VCL6	VCL4	VSS4	P700	P703	VSS_0 3	VCC_0 5	VSS_0 5	F
G	PA04	PA02	PA01	PA03	VCC_1 0	VSS_1 0	VSS7	VCL7	VCL3	VSS3	P404	VCC_0 3	VCC_U SBHS	USBH S_DP	USBH S_DM	G
H	PA00	P504	P503	P505	PC14	VSS_1 5	VSS8	VCL8	VCL2	VSS2	P403	VSS_0 2	USBH S_RRE F	VSS2_ USBH S	VSS1_ USBH S	H
J	P506	P510	P507	P508	PC12	VCC2_ 15	VSS9	VCL9	VCL1	VSS1	P402	VCC_0 2	AVCC_ USBH S	P213/X TAL	P212/E XTAL	J
K	PC15	P608	PD00	P509	VCC2_ 14	VSS_1 4	VSS10	VCL10	VCL0	VSS0	P410	P407	VCC_0 1	P214/X COUT	P215/X CIN/EX CIN	K
L	PC13	P604	P603	P107	P106	P104	P105	VSS11	VCL11	P409	P414	P408	P415	VBATT	VSS_0 1	L
M	PC11	P602	P600	P601	P102	P801	P803	P009	P007	P708	P411	P710	P709	P711	P401	M
N	VCC2_ 12	P315	VSS_1 3	P103	P101	P802	P804	AVCC0	AVSS0	P005	P001	P712	P714	P713	P400	N
P	P205	P203	P313	VCC2_ 13	P809	P800	P015	VREFL	VREFL 0	P006	P002	P003	P512	P815/U SB_DP	VSS_U SB	P
R	P204	P202	P314	VSS_1 2	P808	P100	P014	VREF H	VREF H0	P008	P004	P000	P511	P814/U SB_DP	VCC_U SB	R
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	

Figure 1.6 Pin assignment for without_MIPi_BGA 224-pin

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
A	VSS	P114	P609	P113	P301	P208/ TDI	P210/ TMS/ SWDIO	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P309	P906	P905	P907	P207	VSS	A
B	P813	PA12	P115	PA11	P112	P209/ TDO	P211/ TCK/ SWCLK	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P311	P908	P909	P904	PD01	PD02	B
C	PA06	P613	PA13	P300	P302	P200	RES	P110	P903	P308	P305	P307	P911	P206	PD04	PD03	PD05	PD06	C
D	PA04	P611	P610	PA14	P303	P915	P108	P111	P109	P310	P304	P306	P912	PB04	PB07	PB05	PB03	PB01	D
E	PA15	P615	P614	P612	P914	P201/ MD				P902	P312	P910	P913	PB02	PB06	PD07	PB00	P706	E
F	PA02	PA10	PA08	PA09	PC14		VCC_08	VSS_08	VSS3	VCL3	VSS_07	VCC_07	P700	P702	P406	P701	P707	P705	F
G	PA00	PA03	PA05	PA07	PC12		VCC_09	VSS_09	VSS4	VCL4	VSS_06	VCC_06	P405	P704	P703	VSS_03	VCC_05	VSS_05	G
H	P504	P503	P505	PA01	PC11		VCC_10	VSS_10	VSS7	VCL5	VSS5	VCC_04	VSS_04		VCC_03	VCC_U SBHS	USBHS_0 DP	USBHS_0 DM	H
J	P506	P507	P508	P509	PC13		VCC2_11	VSS_11	VCL7	VCL6	VSS6	VCL2	VSS2		VSS_02	USBHS_0 RREF	VSS2_0 USBHS	VSS1_0 USBHS	J
K	PC15	P608	P510	PD00	VSS	VSS	VSS_12	VSS9	VCL9	VCL8	VSS8	VCL1	VSS1		VCC_02	AVCC_0 USBHS	P213/ XTAL	P212/ EXTAL	K
L	PC10	VSS	PUP	VCC2_16	VSS_16		VCC2_12	VSS_14	VSS_15	VSS10	VCL10	VCL0	VSS0	P403	P404	VCC_01	P214/ XCIN	P215/ XCIN/ EXCIN	L
M	PC09	VSS	VSS	VCC2_17	VSS_17			VCC2_14	VCC2_15		VSS11	VCL11		P414	P402	P410	VBATT	VSS_01	M
N	PC08	VSS	VSS	VCC2_18	VSS_18		P105			P810				P710	P411	P408	P412	P401	N
P	VSS	VSS	VSS	VCC2_19	VSS_19	P104	P107	P106	P811	P013	P011	P807	P708	P712	P714	P711	P713	P400	P
R	P602	VSS	VSS	P600	P601	P102	P801	P803	P812	P012	P010	P009	P805	P512	P413	P515	P709	P407	R
T	DNU	VSS	VCC18_0 MIPI	VSS_M0 PI	P103	P101	P802	P804	P501	AVCC0	AVSS0	P005	P003	P513	P514	P415	P409	VCC_U SB	T
U	VCC2_13	MIPI_D L0_P	MIPI_C L_P	MIPI_D L1_P	AVCC_0 MIPI	P809	P800	P502	P014	VREFL	VREFL 0	P004	P007	P001	P806	P715	P815/ USB_D M	VSS_U SB	U
V	VSS	MIPI_D L0_N	MIPI_C L_N	MIPI_D L1_N	VSS_13	P808	P100	P500	P015	VREFH	VREFH 0	P008	P006	P000	P002	P511	P814/ USB_D P	VSS	V
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

Figure 1.7 Pin assignment for BGA 303-pin

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
A	VSS	P114	P609	P113	P301	P208/ TDI	P210/ TMS/ SWDIO	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P309	P906	P905	P907	P207	VSS	A
B	P813	PA12	P115	PA11	P112	P209/ TDO	P211/ TCK/ SWCLK	VLO	VLO	VSS_D CDC	VCC_D CDC	VCC_D CDC	P311	P908	P909	P904	PD01	PD02	B
C	PA06	P613	PA13	P300	P302	P200	RES	P110	P903	P308	P305	P307	P911	P206	PD04	PD03	PD05	PD06	C
D	PA04	P611	P610	PA14	P303	P915	P108	P111	P109	P310	P304	P306	P912	PB04	PB07	PB05	PB03	PB01	D
E	PA15	P615	P614	P612	P914	P201/ MD				P902	P312	P910	P913	PB02	PB06	PD07	PB00	P706	E
F	PA02	PA10	PA08	PA09	PC14		VCC_08	VSS_08	VSS3	VCL3	VSS_07	VCC_07	P700	P702	P406	P701	P707	P705	F
G	PA00	PA03	PA05	PA07	PC12		VCC_09	VSS_09	VSS4	VCL4	VSS_06	VCC_06	P405	P704	P703	VSS_03	VCC_05	VSS_05	G
H	P504	P503	P505	PA01	PC11		VCC_10	VSS_10	VSS7	VCL5	VSS5	VCC_04	VSS_04		VCC_03	VCC_U SBHS	USBHS _DP	USBHS _DM	H
J	P506	P507	P508	P509	PC13		VCC2_11	VSS_11	VCL7	VCL6	VSS6	VCL2	VSS2		VSS_02	USBHS _RREF	VSS2_1 USBHS	VSS1_1 USBHS	J
K	PC15	P608	P510	PD00	VSS	VSS	VSS_12	VSS9	VCL9	VCL8	VSS8	VCL1	VSS1		VCC_02	AVCC_1 USBHS	P213/ XTAL	P212/ EXTAL	K
L	PC10	VSS	PUP	VCC2_16	VSS_16		VCC2_12	VSS_14	VSS_15	VSS10	VCL10	VCL0	VSS0	P403	P404	VCC_01	P214/ XCIN	P215/ XCIN/ EXCIN	L
M	PC09	VSS	VSS	VCC2_17	VSS_17			VCC2_14	VCC2_15		VSS11	VCL11		P414	P402	P410	VBATT	VSS_01	M
N	PC08	VSS	VSS	VCC2_18	VSS_18		P105			P810				P710	P411	P408	P412	P401	N
P	VSS	VSS	VSS	VCC2_19	VSS_19	P104	P107	P106	P811	P013	P011	P807	P708	P712	P714	P711	P713	P400	P
R	P602	VSS	VSS	P600	P601	P102	P801	P803	P812	P012	P010	P009	P805	P512	P413	P515	P709	P407	R
T	DNU	VSS	P315	P900	P103	P101	P802	P804	P501	AVCC0	AVSS0	P005	P003	P513	P514	P415	P409	VCC_U SB	T
U	VCC2_13	P205	P203	P313	P901	P809	P800	P502	P014	VREFL	VREFL_0	P004	P007	P001	P806	P715	P815/ USB_D M	VSS_U SB	U
V	VSS	P204	P202	P314	VSS_13	P808	P100	P500	P015	VREFH	VREFH_0	P008	P006	P000	P002	P511	P814/ USB_D P	VSS	V
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

Figure 1.8 Pin assignment for without_MIP1_BGA 303-pin

1.7 Pin Lists

Table 1.17 Pin list for the Standard product (1 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/CEU
A1	A1	C4	C4	—	P609	D7/DQ7	IRQ29	TXD0_C/SDA0_C/MOSI0_C/MISOA_B/CTX1	GTIU/GTIOC5B/ULPTOA1-DS	AD1FLAG1	LCD_DA TA6_A
A2	A2	B4	B4	—	P113	D4/DQ4	IRQ28	RXD0_A/SCL0_A/MISO0_A/SSLA1_B/SSILRCK0_B/SSIFS0_B/SD0DAT5_B	GTETRGB/GTIOC2A/ULPTOA0-DS	ADST1	LCD_DA TA9_A
A3	A3	B3	B3	—	P115	D6/DQ6	IRQ31-DS	CTS0_A/MOSIA_B/SSITXD0_B/SD0DAT7_B	GTETRGD/GTIOC5A	AD0FLAG1	LCD_DA TA7_A
A4	A4	A4	A4	—	P112	D3/DQ3	IRQ27	TXD0_A/SDA0_A/MOSI0_A/SSLA2_B/SSIBCK0_B/SD0DAT4_B	GTETRGA/GTIOC3B/ULPTOB0-DS	ADST0	LCD_DA TA10_A
A5	A5	B5	B5	—	P302	D0/DQ0	IRQ5	RXD6_B/SCL6_B/MISO6_B/SD0DAT1_B	GTOUUP/GTIOC4A/ULPTO0-DS	—	LCD_DA TA13_A
A6	A6	—	—	—	P915	—	IRQ8	CTS6_B	GTIOC5A	—	LCD_DA TA1_B
A7	A7	A6	A6	VLO	—	—	—	—	—	—	—
A8	A8	A7	A7	VLO	—	—	—	—	—	—	—
A9	A9	A8	A8	VSS_DCDC	—	—	—	—	—	—	—
A10	A10	A9	A9	VCC_DCDC	—	—	—	—	—	—	—
A11	A11	A10	A10	VCC_DCDC	—	—	—	—	—	—	—
A12	A12	A11	A11	—	P309	—	IRQ25-DS	CTS9_B/ET1 GTX_CLK/RGMII1_TXC	GTCPPO8	VCOUT	LCD_DA TA15_A/VIO_D10
A13	A13	B13	B13	—	P906	—	IRQ9	CTS6_A/USB_ID/SSILRCK1_A/SSIFS1_A/ET1_RXD0/RGMII1_RXD0/RMII1_RXD0/PDMDAT0	GTIOC13B/ULPTO1	AD0FLAG1	LCD_DA TA20_A/VIO_D5
A14	A14	A14	A14	—	P905	—	IRQ8	RXD3_B/SCL3_B/MISO3_B/ET1_RX_CLK/RGMII1_RXC/RMII1_REF50CK/PDMDAT1	GTCPPO13	AD1FLAG1	LCD_DA TA19_A/VIO_D6
A15	A15	B14	B14	—	P907	—	IRQ10	SCK6_A/DE6/USB_EXICEN/SSIBCK1_A/ET1_RXD1/RGMII1_RXD1/RMII1_RXD1/PDMCLK2	GTIOC13A/ULPTEE1	ADSYNC	LCD_DA TA21_A/VIO_D4
A16	A16	—	—	—	P904	—	IRQ2	ET1_RXD4	GTIOC11B	—	LCD_DA TA8_B
A17	A17	—	—	—	P207	—	IRQ25	ET1_RXD5	GTCPPO3	—	LCD_DA TA9_B
B1	B1	E3	E3	—	P813	SDCS	IRQ15	SCK7_A/DE7/PDMCLK2	GTETRGA/GTIOC7B	—	VIO_D13
B2	B2	B2	B2	—	PA12	D9/DQ9	IRQ11	RXD9_C/SCL9_C/MISO9_C	GTIW/GTIOC6B	—	—
B3	B3	A3	A3	—	P114	D5/DQ5	IRQ30-DS	CTS_RTS0_A/SS0_A/DE0/SSLA0_B/SSIRXD0_B/SD0DAT6_B	GTETRGD/GTIOC2B	ADSYNC	LCD_DA TA8_A
B4	B4	A2	A2	—	PA11	D8/DQ8	IRQ10	SCK9_C/DE9	GTIV/GTIOC6A	—	—
B5	B5	A5	A5	—	P300	D2/DQ2	IRQ4	SCK0_A/DE0/SSLA3_B/SD0DAT3_B	GTIOC3A/ULPTEVI0-DS	—	LCD_DA TA11_A
B6	B6	—	—	—	P303	—	IRQ29-DS	SCK6_B/DE6	GTIOC7B	—	LCD_DA TA14_A
B7	B7	B6	B6	VLO	—	—	—	—	—	—	—
B8	B8	B7	B7	VLO	—	—	—	—	—	—	—
B9	B9	B8	B8	VSS_DCDC	—	—	—	—	—	—	—
B10	B10	B9	B9	VCC_DCDC	—	—	—	—	—	—	—
B11	B11	B10	B10	VCC_DCDC	—	—	—	—	—	—	—
B12	B12	B11	B11	—	P311	—	IRQ23-DS	SCK3_B/DE3/CRX0/ET1_TX_CLK	GTADSM1/GTCPPO6/AGTOB1	—	LCD_DA TA17_A/VIO_D8
B13	B13	A13	A13	—	P908	—	IRQ11	TXD6_A/SDA6_A/MOSI6_A/CRX1/USB_OVRCURB/USBHS_ID/ET1_RXD2/RGMII1_RXD2/PDMCLK1	GTIOC12B/ULPTEVI1	ADST1	LCD_DA TA22_A/VIO_D3
B14	B14	B15	B15	—	P909	—	IRQ21-DS	RXD6_A/SCL6_A/MISO6_A/CTX1/USB_OVRCURA/USBHS_EXICEN/ET1_RXD3/RGMII1_RXD3/PDMCLK0	GTIOC12A/ULPTOA1	ADST0	LCD_DA TA23_A/VIO_D2

Table 1.17 Pin list for the Standard product (2 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/CEU
B15	B15	A15	A15	CLKOUT	P206	CS7	IRQ0-DS	USB_VBUSEN/SSIDATA1_A/SD0DAT7_C/ET1_RX_DV/RGMII1_RX_CTL/RMII1_CRS_DV	GTIU/GTCCPO0/ULPTOB1	—	VIO_D0
B16	B16	—	—	—	PD01	—	IRQ22	SCK8_C/DE8/SD0DAT2_C/ET1_RXD6	GTCCPO2	—	—
B17	B17	—	—	—	PD02	—	IRQ21	TXD8_C/SDA8_C/MOSI8_C/SD0DAT1_C/ET1_RXD7	GTCCPO1	—	—
C1	C1	F1	F1	—	PA06	CS1/CKE	IRQ17	CTS2_C/SD0DAT1_A/PDMDAT1	GTETRG/GTIOC7B	—	VIO_D11
C2	C2	D2	D2	—	P613	D15/DQ15	IRQ19	CTS0_C/USBHS_OVRCURB	GTETRG/GTIOC9B/AGTO1	—	LCD_DATA2_A
C3	C3	C3	C3	—	PA13	D10/DQ10	IRQ12	CTS_RTS9_C/SS9_C/DE9	GTOVUP/GTIOC10A	—	—
C4	C4	C5	C5	—	P301	D1/DQ1	IRQ6	TXD6_B/SDA6_B/MOSI6_B/SD0DAT2_B	GTOULO/GTIOC4B/AGTIO0/ULPTEE0-DS	—	LCD_DATA12_A
C5	C5	D5	D5	—	P200	—	NMI	—	—	—	—
C6	C6	C7	C7	TMS/SWDIO	P210	—	IRQ24	CTS_RTS9_B/SS9_B/DE9	GTOULO/GTIOC0B	—	—
C7	C7	D6	D6	TDI	P208	—	IRQ3	RXD9_B/SCL9_B/MISO9_B/CRX1	GTOVLO/GTIOC1B	VCOUT	—
C8	C8	—	—	—	P110	—	IRQ20	SD0DAT4_C	GTIOC9B	—	—
C9	C9	D10	D10	TCLK	P308	—	IRQ26-DS	CTS3_B/SD0CLK_B/ET1_TX_ER/ETHPHYCLK	GTIU/GTCCPO9/ULPTOB1	—	VIO_D11
C10	C10	C11	C11	TDATA2	P305	—	IRQ8	SD0WP/ET1_TXD2/RGMII1_TXD2	GTOVUP/GTCCPO12/ULPTEE1	—	VIO_D14
C11	C11	C12	C12	TDATA0	P307	—	IRQ27-DS	CTS_RTS6_A/SS6_A/DE6/SD0CMD_B/ET1_TXD0/RGMII1_TXD0/RMII1_TXD0	GTIV/GTCCPO10/ULPTOA1	—	VIO_D12
C12	C12	—	—	—	P911	—	IRQ6	ET1_TXD5	GTIOC3B	—	LCD_DATA5_B
C13	C13	A12	A12	—	P312	—	IRQ22-DS	CTS_RTS3_B/SS3_B/DE3/CTX0/ET1_RX_ER/RMII1_RX_ER/PDMDAT2	GTADSM0/GTCCPO5/AGTOA1	—	LCD_DATA18_A/VIO_D7
C14	C14	—	—	—	PD04	—	IRQ20	CTS_RTS8_C/SS8_C/DE8/USBHS_ID/SD0CMD_C/ET0_RXD5	GTIOC3A	—	—
C15	C15	—	—	—	PD03	—	IRQ21	RXD8_C/SCL8_C/MISO8_C/USBHS_EXICEN/SD0DAT0_C/ET0_RXD4	GTIOC3B	—	—
C16	C16	—	—	—	PD05	—	IRQ19	CTS8_C/USBHS_OVRCURB/SD0CLK_C/ET0_RXD6	GTIOC2B	—	—
C17	C17	—	—	—	PD06	—	IRQ18	USBHS_OVRCURA/SD0WP/ET0_RXD7	GTIOC2A	—	—
D1	D1	G1	G1	—	PA04	A1/DQM3	IRQ19	SCK2_C/DE2/SD0DAT3_A	GTIU/GTIOC4B	ADST0	VIO_D9
D2	D2	C2	C2	CACREF/CLKOUT	P611	D13/DQ13	IRQ17	SCK0_C/DE0/MOSIA_B/USBHS_VBUSEN	GTOULO/GTIOC4B	—	LCD_DATA4_A
D3	D3	B1	B1	—	P610	D12/DQ12	IRQ16	RXD0_C/SCL0_C/MISO0_C/RSPCKA_B/CRX1	GTOUUP/GTIOC4A/ULPTOB1-DS	—	LCD_DATA5_A
D4	D4	D4	D4	—	PA14	D11/DQ11	IRQ13	TXD9_C/SDA9_C/MOSI9_C	GTOVLO/GTIOC10B	—	—
D5	D5	C6	C6	RES	—	—	—	—	—	—	—
D6	D6	C8	C8	TCK/SWCLK	P211	—	IRQ23	SCK9_B/DE9	GTOUUP/GTIOC0A	—	—
D7	D7	—	—	—	P109	—	IRQ23	SD0DAT5_C	GTIOC10A	—	—
D8	D8	—	—	—	P108	—	IRQ24	SD0DAT6_C	GTIOC10B	—	—
D9	D9	—	—	—	P903	—	IRQ1	—	GTIOC11A	—	LCD_DATA2_B
D10	D10	C9	C9	TDATA3	P304	—	IRQ9	SD0DAT0_B/ET1_TXD3/RGMII1_TXD3	GTOVLO/GTIOC7A/ULPTO1	—	VIO_D15
D11	D11	C10	C10	TDATA1	P306	—	IRQ28-DS	SD0CD/ET1_TXD1/RGMII1_TXD1/RMII1_TXD1	GTIW/GTCCPO11/ULPTEV1	—	VIO_D13
D12	D12	—	—	—	P912	—	IRQ5	ET1_TXD6	GTIOC3A	—	LCD_DATA6_B
D13	D13	D12	D12	—	PB04	—	IRQ9	SCK5_C/DE5/ET0_TXD3/RGMII0_TXD3	GTCCPO3	AD0FLAG1	LCD_DATA14_B/VIO_CLK

Table 1.17 Pin list for the Standard product (3 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/ GLCDC/ CEU
D14	D14	—	—	—	PB07	—	IRQ1	ET0_TXD5	GTIOC9B	—	LCD_DA TA10_B
D15	D15	—	—	—	PB05	—	IRQ15	CTS5_C/ET0_TXD7	GTCPPO4	—	LCD_DA TA12_B
D16	D16	C13	C13	—	PB03	—	IRQ13	TXD5_C/SDA5_C/MOSI5_C/ET0_TXD2/RGMII0_TXD2	GTCPPO1	ADSYNC	LCD_DA TA15_B/VIO_HD
D17	D17	C15	C15	—	PB01	ALE	IRQ12	CTS_RTS1_B/SS1_B/DE1/ET0_TX_CLK	GTCPPO2	AD1FLAG1	LCD_DA TA13_B/VIO_FLD
E1	E1	E1	E1	—	PA15	EBCLK/SDCLK	IRQ14	CTS9_C/PDMCLK1	GTIOC7A	—	VIO_D14
E2	E2	D1	D1	—	P615	WR2/BC2/DQM2	IRQ7	TXD7_A/SDA7_A/MOSI7_A/USBHS_EXICEN	GTETRG/GTCTPP010	—	LCD_DA TA0_A
E3	E3	D3	D3	—	P614	WR/WR0/DQM0	IRQ20	RXD7_A/SCL7_A/MISO7_A/USBHS_ID	GTETRG/GTCTPP09/AGT00	—	LCD_DA TA1_A
E4	E4	C1	C1	—	P612	D14/DQ14	IRQ18	CTS_RTS0_C/SS0_C/DE0/SSLA0_B/USBHS_OVRCURA	GTIOC9A	—	LCD_DA TA3_A
E5	E5	—	—	—	P914	—	IRQ9	CTS_RTS6_B/SS6_B/DE6	GTIOC5B	—	LCD_DA TA0_B
E6	E6	D7	D7	MD	P201	—	IRQ4	—	—	—	—
E7	E7	D8	D8	TDO/SWO/CLKOUT	P209	—	IRQ25	TXD9_B/SDA9_B/MOSI9_B/CTX1	GTOVUP/GTIOC1A	—	—
E8	E8	—	—	—	P111	—	IRQ19	SD0DAT3_C	GTIOC9A	—	—
E9	E9	D9	D9	—	P902	ALE	IRQ0	AUDIO_CLK/ETHPHYCLK	GTCPPO13	—	LCD_DA TA3_B/VIO_D1
E10	E10	B12	B12	—	P310	—	IRQ24-DS	TXD3_B/SDA3_B/MOSI3_B/ET1_TX_EN/RGMII1_TX_CTL/RMII1_TX_EN	GTCPPO7/AGTEE1	—	LCD_DA TA16_A/VIO_D9
E11	E11	—	—	—	P910	—	IRQ7	ET1_TXD4	GTCPPO12	—	LCD_DA TA4_B
E12	E12	—	—	CLKOUT	P913	—	IRQ3	ET1_TXD7	GTCPPO11	—	LCD_DA TA7_B
E13	E13	D11	D11	—	PB02	—	IRQ11	RXD5_C/SCL5_C/MISO5_C/ET0_TXD1/RGMII0_TXD1/RMII0_TXD1	GTCPPO0	ADST1	LCD_DA TA16_B/VIO_VD
E14	E14	—	—	—	PB06	—	IRQ0	CTS_RTS5_C/SS5_C/DE5/ET0_TXD6	GTIOC9A	—	LCD_DA TA11_B
E15	E15	—	—	—	PD07	—	IRQ17	USBHS_VBUSEN/SD0CD/ET0_TXD4	GTCPPO0	—	—
E16	E16	C14	C14	—	PB00	—	IRQ10	SCK1_B/DE1/USBHS_VBUSEN/ET0_TXD0/RGMII0_TXD0/RMII0_TXD0/PDMDAT2	GTCPPO4	ADST0	LCD_DA TA17_B
E17	E17	D15	D15	—	P706	—	IRQ7	RXD1_B/SCL1_B/MISO1_B/USBHS_OVRCURB-DS/ET0_GTX_CLK/RGMII0_TXC/ETHPHYCLK/PDMDAT0	GTCPPO2/AGTIO0	—	VIO_D10
F1	F1	G2	G2	—	PA02	A3	IRQ31	RXD2_C/SCL2_C/MISO2_C/SD0DAT5_A	GTIW/GTCTPP09	ADSYNC	VIO_D7
F2	F2	F2	F2	—	PA10	CS2/RAS	IRQ4	SCK5_B/DE5/PDMCLK0	GTCPPO13	—	LCD_TC ON1_A/VIO_D15
F3	F3	E2	E2	—	PA08	CS0/WE	IRQ6	RXD5_B/SCL5_B/MISO5_B	GTETRGD/GTCTPP011	—	LCD_TC ON3_A
F4	F4	E4	E4	—	PA09	CS3/CAS	IRQ5	TXD5_B/SDA5_B/MOSI5_B	GTCPPO12	—	LCD_TC ON2_A
F5	F5	H5	H5	—	PC14	D16/DQ16	IRQ0	TXD6_C/SDA6_C/MOSI6_C/ET0_WOL	GTADSM1/GTCTPP09	—	—
F6	F6	E5	E5	VCC_08	—	—	—	—	—	—	—
F7	F7	E6	E6	VSS_08	—	—	—	—	—	—	—
F8	F8	G10	G10	VSS3	—	—	—	—	—	—	—
F9	F9	G9	G9	VCL3	—	—	—	—	—	—	—
F10	F10	E9	E9	VSS_07	—	—	—	—	—	—	—
F11	F11	E10	E10	VCC_07	—	—	—	—	—	—	—
F12	F12	F11	F11	—	P700	—	IRQ16-DS	RXD2_B/SCL2_B/MISO2_B/MISOA_C/SSIDATA1_B/SD1WP/ET0_RXD2/RGMII0_RXD2	GTIOC5A	—	VIO_D4

Table 1.17 Pin list for the Standard product (4 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/CEU
F13	F13	E12	E12	—	P702	—	IRQ18-DS	CTS2_B/RSPCKA_C/SSIBCK1_B/SD1DAT5_B/ET0_RXD0/RGMII0_RXD0/RMII0_RXD0	GTIOC6A/ULPT00	—	VIO_D6
F14	F14	E14	E14	—	P406	—	IRQ31	TXD2_B/SDA2_B/MOSI2_B/SSLA3_C/SSIRXD0_A/SD1CD/ET0_RXD3/RGMII0_RXD3	GTIOC1B	—	VIO_D3
F15	F15	E15	E15	—	P701	—	IRQ17-DS	CTS_RTS2_B/SS2_B/DE2/MOSIA_C/SSILRCK1_B/SSIFS1_B/SD1DAT4_B/ET0_RXD1/RGMII0_RXD1/RMII0_RXD1	GTIOC5B/ULPT01	—	VIO_D5
F16	F16	D14	D14	—	P707	—	IRQ8	TXD1_B/SDA1_B/MOSI1_B/USBHS_OVRCURA-DS/ET0_TX_ER/ETHPHYCLK/PDMDAT1	GTCPP03	—	LCD_DATA18_B/VIO_D11
F17	F17	D13	D13	—	P705	—	IRQ19	CTS1_B/SSLA2_C/CRX0/ET0_TX_EN/RGMII0_TX_CTL/RMII0_TX_EN/PDMCLK2	GTADSM1/GTCPP01/AGTIO0	—	VIO_D9
G1	G1	H1	H1	—	PA00	A5	IRQ22	CTS_RTS5_B/SS5_B/DE5/SD0DAT7_A	GTOVLO/GTCPP07	AD1FLAG1	LCD_CLK_A/VIO_D5
G2	G2	G4	G4	—	PA03	A2	IRQ20	TXD2_C/SDA2_C/MOSI2_C/SD0DAT4_A	GTIV/GTCPP010	ADST1	VIO_D8
G3	G3	F3	F3	—	PA05	A0/BC0/DQM1	IRQ18	CTS_RTS2_C/SS2_C/DE2/SD0DAT2_A/PDMDAT2	GTETRGD/GTIOC4A	—	VIO_D10
G4	G4	F4	F4	—	PA07	RD	IRQ16	CTS7_A/SD0DAT0_A/PDMDAT0	GTETRGB/GTIOC7A	VCOUT	VIO_D12
G5	G5	J5	J5	—	PC12	D18/DQ18	IRQ2	SCK6_C/DE6/ET0_MDIO	GTCPP011	—	—
G6	G6	F5	F5	VCC_09	—	—	—	—	—	—	—
G7	G7	F6	F6	VSS_09	—	—	—	—	—	—	—
G8	G8	F10	F10	VSS4	—	—	—	—	—	—	—
G9	G9	F9	F9	VCL4	—	—	—	—	—	—	—
G10	G10	—	—	VSS_06	—	—	—	—	—	—	—
G11	G11	—	—	VCC_06	—	—	—	—	—	—	—
G12	G12	E11	E11	—	P405	—	IRQ30	SCK2_B/DE2/SSITXD0_A/SD1DAT3_B/ET0_RX_DV/RGMII0_RX_CTL/RMII0_CRS_DV	GTIOC1A/AGTIO1	—	VIO_D2
G13	G13	E13	E13	—	P704	—	IRQ26	SSLA1_C/CTX0/SD1DAT7_B/ET0_RX_ER/RMII0_RX_ER/PDMCLK1	GTADSM0/GTCPP00/AGTIO0	—	VIO_D8
G14	G14	F12	F12	—	P703	—	IRQ19-DS	SSLA0_C/SD1DAT6_B/ET0_RX_CLK/RGMII0_RXC/RMII0_REF50CK/PDMCLK0	GTIOC6B/AGTIO1	VCOUT	VIO_D7
G15	G15	F13	F13	VSS_03	—	—	—	—	—	—	—
G16	G16	F14	F14	VCC_05	—	—	—	—	—	—	—
G17	G17	F15	F15	VSS_05	—	—	—	—	—	—	—
H1	H1	H2	H2	—	P504	A7	IRQ7	SD0WP	GTOULO/GTCPP01	—	VIO_D3
H2	H2	H3	H3	—	P503	A6	IRQ6	SD0CD	GTOUUP/GTCPP06	—	VIO_D4
H3	H3	H4	H4	—	P505	A8	IRQ8	SD0CLK_A	GTOWUP/GTCPP02	—	VIO_D2
H4	H4	G3	G3	—	PA01	A4	IRQ21	CTS5_B/SD0DAT6_A	GTOVUP/GTCPP08	AD0FLAG1	LCD_TC_ON0_A/VIO_D6
H5	H5	M1	M1	—	PC11	D19/DQ19	IRQ3	CTS_RTS6_C/SS6_C/DE6/ET0_MDC	GTCPP012	—	—
H6	H6	G5	G5	VCC_10	—	—	—	—	—	—	—
H7	H7	G6	G6	VSS_10	—	—	—	—	—	—	—
H8	H8	G7	G7	VSS7	—	—	—	—	—	—	—
H9	H9	E8	E8	VCL5	—	—	—	—	—	—	—
H10	H10	E7	E7	VSS5	—	—	—	—	—	—	—
H11	H11	—	—	VCC_04	—	—	—	—	—	—	—
H12	H12	—	—	VSS_04	—	—	—	—	—	—	—
H13	H13	H11	H11	—	P403	—	IRQ14-DS	CTS_RTS1_A/SS1_A/DE1/SSIBCK0_A/SD1DAT1_B/ET1_WOL	GTIOC3A/RTCIC1	AD0FLAG1	—

Table 1.17 Pin list for the Standard product (5 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/ GLCDC/ CEU
H14	H14	G12	G12	VCC_03	—	—	—	—	—	—	—
H15	H15	G13	G13	VCC_USBHS	—	—	—	—	—	—	—
H16	H16	G14	G14	USBHS_DP	—	—	—	—	—	—	—
H17	H17	G15	G15	USBHS_DM	—	—	—	—	—	—	—
J1	J1	J1	J1	—	P506	A9	IRQ9	SD0CMD_A	GTOWLO/GTCPPO3	—	VIO_D1
J2	J2	J3	J3	—	P507	A10	IRQ10	CTS_RTS7_A/SS7_A/DE7/ET_TAS_STA0	GTADSM0/GTIOC0A	—	LCD_EX TCLK_A/ VIO_D0
J3	J3	J4	J4	—	P508	A11	IRQ1	CTS5_A/ET_TAS_STA1	GTADSM1/GTIOC0B	—	VIO_VD
J4	J4	K4	K4	—	P509	A12	IRQ2	CTS_RTS5_A/SS5_A/DE5/ET_TAS_STA2	GTIOC1A/ULPTEV11	—	VIO_HD
J5	J5	L1	L1	—	PC13	D17/ DQ17	IRQ1	RXD6_C/SCL6_C/MISO6_C/ ET0_INT	GTCPPO10	—	—
J6	J6	—	—	VCC2_11	—	—	—	—	—	—	—
J7	J7	—	—	VSS_11	—	—	—	—	—	—	—
J8	J8	G8	G8	VCL7	—	—	—	—	—	—	—
J9	J9	F8	F8	VCL6	—	—	—	—	—	—	—
J10	J10	F7	F7	VSS6	—	—	—	—	—	—	—
J11	J11	H9	H9	VCL2	—	—	—	—	—	—	—
J12	J12	H10	H10	VSS2	—	—	—	—	—	—	—
J13	J13	G11	G11	—	P404	—	IRQ15- DS	CTS1_A/SSILRCK0_A/SSIFS0_A/ SD1DAT2_B/ET0_WOL	GTIOC3B/RTCIC2	AD1FLAG 1	—
J14	J14	H12	H12	VSS_02	—	—	—	—	—	—	—
J15	J15	H13	H13	USBHS_RREF	—	—	—	—	—	—	—
J16	J16	H14	H14	VSS2_USBHS	—	—	—	—	—	—	—
J17	J17	H15	H15	VSS1_USBHS	—	—	—	—	—	—	—
K1	K1	K1	K1	—	PC15	A16	IRQ30	CTS6_C/CRX1	GTADSM0	—	—
K2	K2	K2	K2	CACREF	P608	A14	IRQ22	TXD5_A/SDA5_A/MOSI5_A	GTOWUP/GTCPPO4	—	VIO_FLD
K3	K3	J2	J2	—	P510	A13	IRQ3	RXD5_A/SCL5_A/MISO5_A/ ET_TAS_STA3	GTIOC1B/ULPTEV10	—	VIO_CL K
K4	K4	K3	K3	—	PD00	A15	IRQ23	SCK5_A/DE5/CTX1	GTOWLO/GTCPPO5	—	—
K5	K5	—	—	—	PC07	D23/ DQ23	IRQ21	OM_1_RESET	GTCPPO0	—	—
K6	K6	R4	R4	VSS_12	—	—	—	—	—	—	—
K7	K7	J7	J7	VSS9	—	—	—	—	—	—	—
K8	K8	J8	J8	VCL9	—	—	—	—	—	—	—
K9	K9	H8	H8	VCL8	—	—	—	—	—	—	—
K10	K10	H7	H7	VSS8	—	—	—	—	—	—	—
K11	K11	J9	J9	VCL1	—	—	—	—	—	—	—
K12	K12	J10	J10	VSS1	—	—	—	—	—	—	—
K13	K13	K11	K11	—	P410	A19	IRQ5	SCK3_A/DE3/SCL0_A/ USB_OVRCURB-DS/ USBHS_OVRCURB/ GPTP0_MATCH	GTVOLO/GTIOC9B/ AGTOB1	ADST0	—
K14	K14	J12	J12	VCC_02	—	—	—	—	—	—	—
K15	K15	J13	J13	AVCC_USBHS	—	—	—	—	—	—	—
K16	K16	J14	J14	XTAL	P213	—	IRQ2	TXD1_C/SDA1_C/MOSI1_C	GTETRG/GTIOC0A/ ULPTEE0	ADTRG1	—
K17	K17	J15	J15	EXTAL	P212	—	IRQ3	RXD1_C/SCL1_C/MISO1_C	GTETRGD/GTIOC0B/ AGTEE1	—	—
L1	L1	—	—	—	PC03	D27/ DQ27	IRQ25	TXD7_C/SDA7_C/MOSI7_C/ OM_1_SIO4	GTCPPO4	—	—
L2	L2	—	—	—	PC02	D28/ DQ28	IRQ26	SCK7_C/DE7/OM_1_SIO3	GTCPPO5	—	—
L3	L3	—	—	—	PC04	D26/ DQ26	IRQ24	RXD7_C/SCL7_C/MISO7_C/ OM_1_SIO2	GTCPPO3	—	—
L4	L4	—	—	—	PC09	D21/ DQ21	IRQ5	OM_1_RST01	—	—	—

Table 1.17 Pin list for the Standard product (6 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/CEU
L5	L5	—	—	—	PC05	D25/DQ25	IRQ23	OM_1_CS1	GTCPPO2	—	—
L6	L6	N1	N1	VCC2_12	—	—	—	—	—	—	—
L7	L7	K6	K6	VSS_14	—	—	—	—	—	—	—
L8	L8	H6	H6	VSS_15	—	—	—	—	—	—	—
L9	L9	K7	K7	VSS10	—	—	—	—	—	—	—
L10	L10	K8	K8	VCL10	—	—	—	—	—	—	—
L11	L11	K9	K9	VCL0	—	—	—	—	—	—	—
L12	L12	K10	K10	VSS0	—	—	—	—	—	—	—
L13	L13	L11	L11	—	P414	A23	IRQ9	RXD4_B/SCL4_B/MISO4_B/SSLB0_B/CRX1/ET1_MDIO	GTIOC0B	—	VIO_CLK
L14	L14	J11	J11	CACREF	P402	—	IRQ4-DS	SCK1_A/DE1/CRX0/AUDIO_CLK/SD1DAT0_B/ET0_LINKSTA	RTICIC0	—	—
L15	L15	K13	K13	VCC_01	—	—	—	—	—	—	—
L16	L16	K14	K14	XCOUT	P214	—	IRQ21	—	—	—	—
L17	L17	K15	K15	XCIN/EXCIN	P215	—	IRQ20	—	—	—	—
M1	M1	—	—	—	PC00	D30/DQ30	IRQ28	CTS_RTS7_C/SS7_C/DE7/OM_1_SIO5	GTCPPO7	—	—
M2	M2	—	—	—	P607	D31/DQ31	IRQ23	OM_1_DQS	—	—	—
M3	M3	—	—	—	PC01	D29/DQ29	IRQ27	CTS7_C/OM_1_SIO0	GTCPPO6	—	—
M4	M4	—	—	—	PC08	D22/DQ22	IRQ29	OM_1_CS0	GTCPPO8	—	—
M5	M5	—	—	—	PC10	D20/DQ20	IRQ4	OM_1_WP1	GTCPPO13	—	—
M6	M6	L6	L6	—	P104	—	IRQ1	CTS9_A/SSLB1_A/OM_0_CS1/GPTP0_MATCH	GTETRGB/GTIOC1B	AD0FLAG1	—
M7	M7	K5	K5	VCC2_14	—	—	—	—	—	—	—
M8	M8	J6	J6	VCC2_15	—	—	—	—	—	—	—
M9	M9	—	—	—	P810	—	IRQ21	SCK7_B/DE7/SD1DAT2_A/PDMCLK0	GTIOC10A/ULPTOA0	—	—
M10	M10	L8	L8	VSS11	—	—	—	—	—	—	—
M11	M11	L9	L9	VCL11	—	—	—	—	—	—	—
M12	M12	—	—	—	P412	A21	IRQ20-DS	CTS3_A/USB_EXICEN/USBHS_EXICEN/GPTP_PTPOUT0	GTOULO/GTCPPO8/AGTEE1	—	—
M13	M13	M12	M12	—	P710	CS5	IRQ17	CTS4_B/SSLB3_B/ET0_LINKSTA	GTIOC11B	—	LCD_EX_TCLK_B/VIO_D12
M14	M14	M11	M11	CACREF	P411	A20	IRQ4	CTS_RTS3_A/SS3_A/DE3/USB_ID/USBHS_ID/GPTP_PTPOUT1	GTOVUP/GTIOC9A/AGTOA1	—	DSL_TE
M15	M15	L12	L12	—	P408	A17	IRQ7	RXD3_A/SCL3_A/MISO3_A/SCL0_B/USB_VBUSEN/USBHS_VBUS/GPTP_PTPOUT2	GTOWLO/GTIOC10A/ULPTOB0	ADSYNC	—
M16	M16	L14	L14	VBATT	—	—	—	—	—	—	—
M17	M17	L15	L15	VSS_01	—	—	—	—	—	—	—
N1	N1	—	—	—	P605	—	IRQ25	CTS0_B/OM_1_SIO1	GTIOC8A	—	—
N2	N2	L2	L2	—	P604	—	IRQ26	CTS_RTS0_B/SS0_B/DE0/OM_1_SIO7	GTIOC8B	—	—
N3	N3	—	—	—	P606	WR3/BC3	IRQ24	OM_1_SIO6	—	—	—
N4	N4	—	—	—	PC06	D24/DQ24	IRQ22	OM_1_ECSINT1	GTCPPO1	—	—
N5	N5	L4	L4	—	P107	—	IRQ31	CTS4_A/OM_0_CS0/ET1_INT	GTOWUP/GTIOC8A/AGTOA0	ADST0	—
N6	N6	L5	L5	—	P106	—	IRQ16	CTS8_B/SSLB3_A/OM_0_RESET/ET1_LINKSTA	GTOWLO/GTIOC8B/AGTOB0/ULPTEE1-DS	ADST1	—
N7	N7	L7	L7	—	P105	—	IRQ0	CTS_RTS8_B/SS8_B/DE8/SSLB2_A/OM_0_ECSINT1/GPTP_CAPTURE	GTIOC1A/ULPTO1-DS	ADSYNC	—

Table 1.17 Pin list for the Standard product (7 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/ GLCDC/ CEU
N8	N8	—	—	—	P811	—	IRQ22	CTS7_B/USB_ID/SD1DAT3_A/PDMCLK1	GTIOC10B/ULPTOB0	—	—
N9	N9	—	—	—	P013	—	IRQ14	—	—	AN013	—
N10	N10	—	—	—	P011	—	IRQ16	—	—	AN011	—
N11	N11	—	—	—	P807	—	IRQ11	—	GTIOC13A	—	LCD_TC ON2_B
N12	N12	M10	M10	CACREF	P708	WR1/BC1	IRQ11	SCK4_B/DE4/SDA2_A/MOSIB_B/AUDIO_CLK/ET0_MDC	GTCPPO6	—	VIO_VD
N13	N13	N12	N12	—	P712	—	IRQ2	CTS1_C/SSLB1_B/GPTP1_CAPTURE	GTIOC2B/AGTOB0	—	LCD_DA TA20_B
N14	N14	N13	N13	—	P714	—	IRQ13	TXD4_C/SDA4_C/MOSI4_C/GPTP1_PPS	GTIOC12B	—	DSL_TE/ LCD_DA TA22_B
N15	N15	M14	M14	—	P711	—	IRQ3	CTS_RTS1_C/SS1_C/DE1/SSLB2_B/GPTP0_PPS	GTIOC11A/AGTEE0	—	LCD_DA TA19_B
N16	N16	N14	N14	—	P713	—	IRQ14	CTS4_C/GPTP1_MATCH	GTIOC2A/AGTOA0	—	LCD_DA TA21_B
N17	N17	M15	M15	—	P401	—	IRQ5-DS	RXD1_A/SCL1_A/MISO1_A/I3C_SDA0/CTX0/SD1CMD_B	GTETRG/AGTIOC6B	—	VIO_D1
P1	P1	L3	L3	—	P603	—	IRQ27	TXD0_B/SDA0_B/MOSI0_B/OM_1_SCLK	GTIOC7A/ULPTO0	—	—
P2	P2	M2	M2	—	P602	—	IRQ28	RXD0_B/SCL0_B/MISO0_B/OM_1_SCLKN	GTIOC7B/ULPTEE0	—	—
P3	P3	M3	M3	CACREF	P600	—	IRQ30	OM_0_RST01/ET1_WOL	GTIOC6B/ULPTEV11-DS	—	—
P4	P4	M4	M4	—	P601	—	IRQ29	SCK0_B/DE0/OM_0_WP1	GTIOC6A/ULPTEV10/RTCOUT	—	—
P5	P5	M5	M5	—	P102	—	IRQ17	TXD9_A/SDA9_A/MOSI9_A/RSPCKB_A/CRX0/OM_0_SIO4	GTOWLO/AGTIOC2B/AGTO0	ADTRG0	—
P6	P6	M6	M6	—	P801	—	IRQ12	TXD2_A/SDA2_A/MOSI2_A/OM_0_DQS/GPTP1_PPS	GTIV/AGTIOC11B/AGTOB0	—	—
P7	P7	M7	M7	—	P803	—	IRQ19	SCK2_A/DE2/OM_0_SIO1	GTETRG/AGTIOC12B	—	—
P8	P8	—	—	—	P812	—	IRQ23	CTS_RTS7_B/SS7_B/DE7/USB_EXICEN/SD1DAT4_A/PDMCLK2	GTIOC11A	AN022	—
P9	P9	—	—	—	P012	—	IRQ15	—	—	AN012	—
P10	P10	—	—	—	P010	—	IRQ14	—	—	AN010	—
P11	P11	M8	M8	—	P009	—	IRQ13-DS	—	—	AN009/IVREF1	—
P12	P12	—	—	—	P805	—	IRQ30	TXD8_A/SDA8_A/MOSI8_A/ET1_MDIO	—	AN017/IVCMP0	LCD_TC ON1_B/ VIO_D15
P13	P13	P13	P13	—	P512	—	IRQ14	CTS8_A/SCL1_A/CTX1/ET1_INT	GTIOC0A	—	—
P14	P14	—	—	—	P413	A22	IRQ18	ET_TAS_STA3	GTOWUP/AGTIOC7/ULPTEE1	—	—
P15	P15	—	—	—	P515	—	IRQ12	CTS_RTS4_C/SS4_C/DE4/SCL2_B/ET_TAS_STA0	GTIOC13A	—	LCD_CLK_B
P16	P16	M13	M13	—	P709	CS4	IRQ10	CTS_RTS4_B/SS4_B/DE4/SCL2_A/MISOB_B/ET0_MDIO	GTCPPO5	—	VIO_D13
P17	P17	N15	N15	—	P400	—	IRQ0	TXD1_A/SDA1_A/MOSI1_A/I3C_SCL0/AUDIO_CLK/SD1CLK_B	GTIOC6A/AGTIO1	ADTRG1	VIO_D0
R1	R1	—	P4	VCC2_13	—	—	—	—	—	—	—
R2	—	N2	—	VCC18_MIPI	—	—	—	—	—	—	—
R3	—	N3	—	VSS_MIPI	—	—	—	—	—	—	—
—	R2	—	N2	—	P315	—	IRQ29	SCK3_C/DE3/SSLA3_A	—	—	—
—	R3	—	—	—	P900	—	IRQ30	CTS3_C	GTADSM0	—	—
R4	R4	N4	N4	—	P103	—	IRQ16	CTS_RTS9_A/SS9_A/DE9/SSLB0_A/CTX0/OM_0_SIO2/GPTP0_PPS	GTOWUP/AGTIOC2A	AD1FLAG1	—
R5	R5	N5	N5	—	P101	—	IRQ1	RXD9_A/SCL9_A/MISO9_A/MOSIB_A/OM_0_SIO3/GPTP1_CAPTURE	GTETRGB/AGTIOC8A/AGTEE0	—	—
R6	R6	N6	N6	—	P802	—	IRQ18	RXD2_A/SCL2_A/MISO2_A/OM_0_SIO6	GTIW/AGTIOC12A	—	—

Table 1.17 Pin list for the Standard product (8 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/CEU
R7	R7	N7	N7	—	P804	—	IRQ14	CTS_RTS2_A/SS2_A/DE2/OM_0_SIO7	GTETRGD/GTIOC13A	—	DSI_TE
R8	R8	—	—	—	P501	—	IRQ25	TXD8_B/SDA8_B/MOSI8_B/USB_OVRCURA/SD1DAT6_A/PDMDAT1	GTIOC12A	AN020	—
R9	R9	N8	N8	AVCC0	—	—	—	—	—	—	—
R10	R10	N9	N9	AVSS0	—	—	—	—	—	—	—
R11	R11	N10	N10	—	P005	—	IRQ10-DS	—	—	AN005/IVCMP3	—
R12	R12	P12	P12	—	P003	—	IRQ29	—	—	AN003/IVCMP3	—
R13	R13	—	—	—	P513	—	IRQ31	SCK8_A/DE8/ET0_INT	GTIOC13B	AN016/IVCMP0	LCD_TC ON3_B/VIO_FLD
R14	R14	—	—	—	P514	—	IRQ13	SCK4_C/DE4/SDA2_B/ET_TAS_STA1	GTIOC13B	—	LCD_EX TCLK_B
R15	R15	L13	L13	—	P415	WAIT	IRQ8	TXD4_B/SDA4_B/MOSI4_B/RSPCKB_B/CTX1/ET1_MDC	GTIOC0A	—	VIO_HD
R16	R16	L10	L10	—	P409	A18	IRQ6	TXD3_A/SDA3_A/MOSI3_A/SDA0_A/USB_OVRCURADS/USBHS_OVRCURA/GPTP0_CAPTURE	GTOWUP/ULPTOA0	ADST1	—
R17	R17	K12	K12	—	P407	CS6	IRQ22	SCK1_C/DE1/SDA0_B/USB_VBUS/USBHS_VBUSEN/GPTP_PTPOUT3	GTIOC10B/AGTIO0/RTCOUT	ADTRG0	—
T1	—	P1	—	MIPI_DL0_P	—	—	—	—	—	—	—
T2	—	P2	—	MIPI_CL_P	—	—	—	—	—	—	—
T3	—	P3	—	MIPI_DL1_P	—	—	—	—	—	—	—
T4	—	P4	—	AVCC_MIPI	—	—	—	—	—	—	—
—	T1	—	P1	CLKOUT	P205	—	IRQ1-DS	TXD4_A/SDA4_A/MOSI4_A/SCL1_B/SSLA1_A/USB_OVRCURA/SD1CD	GTIV/GTIOC4A/AGTO1	—	—
—	T2	—	P2	—	P203	—	IRQ2-DS	RXD4_A/SCL4_A/MISO4_A/RSPCKA_A/CTX0/USB_VBUSEN/SD1CLK_A	GTIOC5A/ULPTOA1	—	—
—	T3	—	P3	—	P313	—	IRQ27	TXD3_C/SDA3_C/MOSI3_C/MISOA_A/USB_ID/SD1DAT0_A	—	—	—
—	T4	—	—	—	P901	—	IRQ31	CTS_RTS3_C/SS3_C/DE3	GTADSM1/AGTIO1	—	—
T5	T5	P5	P5	—	P809	—	IRQ20	TXD7_B/SDA7_B/MOSI7_B/OM_0_SCLKN	—	—	—
T6	T6	P6	P6	—	P800	—	IRQ11	CTS2_A/OM_0_SIO5	GTIU/GTIOC11A/AGTOA0	—	—
T7	T7	—	—	—	P502	—	IRQ26	SCK8_B/DE8/USB_OVRCURB/SD1DAT7_A/PDMDAT2	GTIOC12B	AN019	—
T8	T8	R7	R7	—	P014	—	IRQ27	—	—	AN014/D A0/IVCMP0	—
T9	T9	P8	P8	VREFL	—	—	—	—	—	—	—
T10	T10	P9	P9	VREFL0	—	—	—	—	—	—	—
T11	T11	R11	R11	—	P004	—	IRQ9-DS	—	—	AN004/IVCMP2	—
T12	T12	M9	M9	—	P007	—	IRQ28	—	—	AN007/IVCMP3	—
T13	T13	N11	N11	—	P001	—	IRQ7-DS	—	—	AN001/IVCMP3	—
T14	T14	—	—	—	P806	—	IRQ0	RXD8_A/SCL8_A/MISO8_A/ET1_MDC	—	AN018	LCD_TC ON0_B/VIO_D14
T15	T15	—	—	—	P715	—	IRQ12	RXD4_C/SCL4_C/MISO4_C/ET_TAS_STA2	GTIOC12A	—	LCD_DA TA23_B
T16	T16	P14	P14	—	P815	—	IRQ15	CTX0/USB_DM	GTIOC8A	—	—
T17	T17	P15	P15	VSS_USB	—	—	—	—	—	—	—
U1	—	R1	—	MIPI_DL0_N	—	—	—	—	—	—	—
U2	—	R2	—	MIPI_CL_N	—	—	—	—	—	—	—
U3	—	R3	—	MIPI_DL1_N	—	—	—	—	—	—	—

Table 1.17 Pin list for the Standard product (9 of 9)

BGA289	BGA289 without MIPI	BGA224	BGA224 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/CEU
—	U1	—	R1	CACREF	P204	—	IRQ26	SCK4_A/DE4/SDA1_B/SSLA0_A/USB_OVRCURB/SD1WP	GTIW/GTIOC4B/AGTIO1	—	—
—	U2	—	R2	—	P202	—	IRQ3-DS	CTS_RTS4_A/SS4_A/DE4/MOSIA_A/CRX0/USB_EXICEN/SD1CMD_A	GTIOC5B/ULPTOB1	—	—
—	U3	—	R3	—	P314	—	IRQ28	RXD3_C/SCL3_C/MISO3_C/SSLA2_A/SD1DAT1_A	—	ADTRG0	—
U4	U4	—	N3	VSS_13	—	—	—	—	—	—	—
U5	U5	R5	R5	—	P808	—	IRQ15	RXD7_B/SCL7_B/MISO7_B/OM_0_SCLK	GTIOC13B	—	—
U6	U6	R6	R6	—	P100	—	IRQ2	SCK9_A/DE9/MISOB_A/OM_0_SIO0/GPTP1_MATCH	GTETRGA/GTIOC8B/AGTIO0	—	—
U7	U7	—	—	CACREF	P500	—	IRQ24	RXD8_B/SCL8_B/MISO8_B/USB_VBUSEN/SD1DAT5_A/PDMDAT0	GTIOC11B	AN021	—
U8	U8	P7	P7	—	P015	—	IRQ13	—	—	AN015/D A1/IVCMP0	—
U9	U9	R8	R8	VREFH	—	—	—	—	—	—	—
U10	U10	R9	R9	VREFH0	—	—	—	—	—	—	—
U11	U11	R10	R10	—	P008	—	IRQ12-DS	—	—	AN008/IVREF0	—
U12	U12	P10	P10	—	P006	—	IRQ11-DS	—	—	AN006/IVCMP2	—
U13	U13	R12	R12	—	P000	—	IRQ6-DS	—	—	AN000/IVCMP2	—
U14	U14	P11	P11	—	P002	—	IRQ8-DS	—	—	AN002/IVCMP2	—
U15	U15	R13	R13	—	P511	—	IRQ15	CTS_RTS8_A/SS8_A/DE8/SDA1_A/CRX1/ET1_LINKSTA	GTIOC0B	—	—
U16	U16	R14	R14	—	P814	—	IRQ16	CRX0/USB_DP	GTIOC8B	—	—
U17	U17	R15	R15	VCC_USB	—	—	—	—	—	—	—

Note: Several pin names have the added suffix of _A, _B, and _C. These suffixes have special conditions for electrical characteristics. See [section x, Electrical Characteristics](#) for detail.

Table 1.18 Pin list for the SiP product (1 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/CEU
A1	A1	VSS	—	—	—	—	—	—	—
A2	A2	—	P114	D5/DQ5	IRQ30-DS	CTS_RTS0_A/SS0_A/DE0/SSLA0_B/SSIRXD0_B/SD0DAT6_B	GTETRG/GTIOC2B	ADSYNC	LCD_DAT A8_A
A3	A3	—	P609	D7/DQ7	IRQ29	TXD0_C/SDA0_C/MOSIO_C/MISOA_B/CTX1	GTIU/GTIOC5B/ULPTOA1-DS	AD1FLAG1	LCD_DAT A6_A
A4	A4	—	P113	D4/DQ4	IRQ28	RXD0_A/SCL0_A/MISO0_A/SSLA1_B/SSILRCK0_B/SSIFS0_B/SD0DAT5_B	GTETRGB/GTIOC2A/ULPTOA0-DS	ADST1	LCD_DAT A9_A
A5	A5	—	P301	D1/DQ1	IRQ6	TXD6_B/SDA6_B/MISO6_B/SD0DAT2_B	GTOULO/GTIOC4B/AGTIO0/ULPTEE0-DS	—	LCD_DAT A12_A
A6	A6	TDI	P208	—	IRQ3	RXD9_B/SCL9_B/MISO9_B/CRX1	GTOVLO/GTIOC1B	VCOUT	—
A7	A7	TMS/SWDIO	P210	—	IRQ24	CTS_RTS9_B/SS9_B/DE9	GTOULO/GTIOC0B	—	—
A8	A8	VLO	—	—	—	—	—	—	—
A9	A9	VLO	—	—	—	—	—	—	—
A10	A10	VSS_DCDC	—	—	—	—	—	—	—
A11	A11	VCC_DCDC	—	—	—	—	—	—	—
A12	A12	VCC_DCDC	—	—	—	—	—	—	—
A13	A13	—	P309	—	IRQ25-DS	CTS9_B/ET1_GTX_CLK/RGMII1_TXC	GTCPP08	VCOUT	LCD_DAT A15_A/VIO_D10
A14	A14	—	P906	—	IRQ9	CTS6_A/USB_ID/SSILRCK1_A/SSIFS1_A/ET1_RXD0/RGMII1_RXD0/RMII1_RXD0/PDMDAT0	GTIOC13B/ULPTO1	AD0FLAG1	LCD_DAT A20_A/VIO_D5
A15	A15	—	P905	—	IRQ8	RXD3_B/SCL3_B/MISO3_B/ET1_RX_CLK/RGMII1_RXC/RMII1_REF50CK/PDMDAT1	GTCPP013	AD1FLAG1	LCD_DAT A19_A/VIO_D6

Table 1.18 Pin list for the SiP product (2 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/C EU
A16	A16	—	P907	—	IRQ10	SCK6_A/DE6/USB_EXICEN/SSIBCK1_A/ET1_RXD1/RGMII1_RXD1/RMII1_RXD1/PDMCLK2	GTIOC13A/ULPTEE1	ADSYNC	LCD_DAT A21_A/VIO_D4
A17	A17	—	P207	—	IRQ25	ET1_RXD5	GTCPP03	—	LCD_DAT A9_B
A18	A18	VSS	—	—	—	—	—	—	—
B1	B1	—	P813	SDCS	IRQ15	SCK7_A/DE7/PDMCLK2	GTETRG/AGTIOC7B	—	VIO_D13
B2	B2	—	PA12	D9/DQ9	IRQ11	RXD9_C/SCL9_C/MISO9_C	GTIW/GTIOC6B	—	—
B3	B3	—	P115	D6/DQ6	IRQ31-DS	CTS0_A/MOSIA_B/SSITXD0_B/SD0DAT7_B	GTETRGD/GTIOC5A	AD0FLAG1	LCD_DAT A7_A
B4	B4	—	PA11	D8/DQ8	IRQ10	SCK9_C/DE9	GTIV/GTIOC6A	—	—
B5	B5	—	P112	D3/DQ3	IRQ27	TXD0_A/SDA0_A/MOSI0_A/SSLA2_B/SSIBCK0_B/SD0DAT4_B	GTETRG/AGTIOC3B/ULPTOB0-DS	ADST0	LCD_DAT A10_A
B6	B6	TDO/SWO/CLKOUT	P209	—	IRQ25	TXD9_B/SDA9_B/MOSI9_B/CTX1	GTOVUP/GTIOC1A	—	—
B7	B7	TCK/SWCLK	P211	—	IRQ23	SCK9_B/DE9	GTOUUP/GTIOC0A	—	—
B8	B8	VLO	—	—	—	—	—	—	—
B9	B9	VLO	—	—	—	—	—	—	—
B10	B10	VSS_DCDC	—	—	—	—	—	—	—
B11	B11	VCC_DCDC	—	—	—	—	—	—	—
B12	B12	VCC_DCDC	—	—	—	—	—	—	—
B13	B13	—	P311	—	IRQ23-DS	SCK3_B/DE3/CRX0/ET1_TX_CLK	GTADSM1/GTCPP06/AGTOB1	—	LCD_DAT A17_A/VIO_D8
B14	B14	—	P908	—	IRQ11	TXD6_A/SDA6_A/MOSI6_A/CRX1/USB_OVRCURB/USBHS_ID/ET1_RXD2/RGMII1_RXD2/PDMCLK1	GTIOC12B/ULPTEV11	ADST1	LCD_DAT A22_A/VIO_D3
B15	B15	—	P909	—	IRQ21-DS	RXD6_A/SCL6_A/MISO6_A/CTX1/USB_OVRCURB/USBHS_EXICEN/ET1_RXD3/RGMII1_RXD3/PDMCLK0	GTIOC12A/ULPTOA1	ADST0	LCD_DAT A23_A/VIO_D2
B16	B16	—	P904	—	IRQ2	ET1_RXD4	GTIOC11B	—	LCD_DAT A8_B
B17	B17	—	PD01	—	IRQ22	SCK8_C/DE8/SD0DAT2_C/ET1_RXD6	GTCPP02	—	—
B18	B18	—	PD02	—	IRQ21	TXD8_C/SDA8_C/MOSI8_C/SD0DAT1_C/ET1_RXD7	GTCPP01	—	—
C1	C1	—	PA06	CS1/CKE	IRQ17	CTS2_C/SD0DAT1_A/PDMDAT1	GTETRG/AGTIOC7B	—	VIO_D11
C2	C2	—	P613	D15/DQ15	IRQ19	CTS0_C/USBHS_OVRCURB	GTETRG/AGTIOC9B/AGTO1	—	LCD_DAT A2_A
C3	C3	—	PA13	D10/DQ10	IRQ12	CTS_RTS9_C/SS9_C/DE9	GTOVUP/GTIOC10A	—	—
C4	C4	—	P300	D2/DQ2	IRQ4	SCK0_A/DE0/SSLA3_B/SD0DAT3_B	GTIOC3A/ULPTEV10-DS	—	LCD_DAT A11_A
C5	C5	—	P302	D0/DQ0	IRQ5	RXD6_B/SCL6_B/MISO6_B/SD0DAT1_B	GTOUUP/GTIOC4A/ULPTO0-DS	—	LCD_DAT A13_A
C6	C6	—	P200	—	NMI	—	—	—	—
C7	C7	RES	—	—	—	—	—	—	—
C8	C8	—	P110	—	IRQ20	SD0DAT4_C	GTIOC9B	—	—
C9	C9	—	P903	—	IRQ1	—	GTIOC11A	—	LCD_DAT A2_B
C10	C10	TCLK	P308	—	IRQ26-DS	CTS3_B/SD0CLK_B/ET1_TX_ER/ETHPHYCLK	GTIU/GTCPP09/ULPTOB1	—	VIO_D11
C11	C11	TDATA2	P305	—	IRQ8	SD0WP/ET1_TXD2/RGMII1_TXD2	GTOVUP/GTCPP012/ULPTEE1	—	VIO_D14
C12	C12	TDATA0	P307	—	IRQ27-DS	CTS_RTS6_A/SS6_A/DE6/SD0CMD_B/ET1_TXD0/RGMII1_TXD0/RMII1_TXD0	GTIV/GTCPP010/ULPTOA1	—	VIO_D12
C13	C13	—	P911	—	IRQ6	ET1_TXD5	GTIOC3B	—	LCD_DAT A5_B
C14	C14	CLKOUT	P206	CS7	IRQ0-DS	USB_VBUSEN/SSIDATA1_A/SD0DAT7_C/ET1_RX_DV/RGMII1_RX_CTL/RMII1_CRS_DV	GTIU/GTCPP00/ULPTOB1	—	VIO_D0
C15	C15	—	PD04	—	IRQ20	CTS_RTS8_C/SS8_C/DE8/USBHS_ID/SD0CMD_C/ET0_RXD5	GTIOC3A	—	—

Table 1.18 Pin list for the SiP product (3 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/C EU
C16	C16	—	PD03	—	IRQ21	RXD8_C/SCL8_C/MISO8_C/USBHS_EXICEN/SD0DAT0_C/ET0_RXD4	GTIOC3B	—	—
C17	C17	—	PD05	—	IRQ19	CTS8_C/USBHS_OVRCURB/SD0CLK_C/ET0_RXD6	GTIOC2B	—	—
C18	C18	—	PD06	—	IRQ18	USBHS_OVRCURA/SD0WP/ET0_RXD7	GTIOC2A	—	—
D1	D1	—	PA04	A1	IRQ19	SCK2_C/DE2/SD0DAT3_A	GTIU/GTIOC4B	ADST0	VIO_D9
D2	D2	CACREF/CLKOUT	P611	D13/DQ13	IRQ17	SCK0_C/DE0/MOSIA_B/USBHS_VBUSEN	GTOULO/GTIOC4B	—	LCD_DAT A4_A
D3	D3	—	P610	D12/DQ12	IRQ16	RXD0_C/SCL0_C/MISO0_C/RSPCKA_B/CRX1	GTOUUP/GTIOC4A/ULPT0B1-DS	—	LCD_DAT A5_A
D4	D4	—	PA14	D11/DQ11	IRQ13	TXD9_C/SDA9_C/MOSI9_C	GTOVLO/GTIOC10B	—	—
D5	D5	—	P303	—	IRQ29-DS	SCK6_B/DE6	GTIOC7B	—	LCD_DAT A14_A
D6	D6	—	P915	—	IRQ8	CTS6_B	GTIOC5A	—	LCD_DAT A1_B
D7	D7	—	P108	—	IRQ24	SD0DAT6_C	GTIOC10B	—	—
D8	D8	—	P111	—	IRQ19	SD0DAT3_C	GTIOC9A	—	—
D9	D9	—	P109	—	IRQ23	SD0DAT5_C	GTIOC10A	—	—
D10	D10	—	P310	—	IRQ24-DS	TXD3_B/SDA3_B/MOSI3_B/ET1_TX_EN/RGMII1_TX_CTL/RMII1_TX_EN	GTCPP07/AGTEE1	—	LCD_DAT A16_A/VIO_D9
D11	D11	TDATA3	P304	—	IRQ9	SD0DAT0_B/ET1_TXD3/RGMII1_TXD3	GTOVLO/GTIOC7A/ULPT01	—	VIO_D15
D12	D12	TDATA1	P306	—	IRQ28-DS	SD0CD/ET1_TXD1/RGMII1_TXD1/RMII1_TXD1	GTIW/GTCPP011/ULPTEV1	—	VIO_D13
D13	D13	—	P912	—	IRQ5	ET1_TXD6	GTIOC3A	—	LCD_DAT A6_B
D14	D14	—	PB04	—	IRQ9	SCK5_C/DE5/ET0_TXD3/RGMII0_TXD3	GTCPP03	AD0FLAG1	LCD_DAT A14_B/VIO_CLK
D15	D15	—	PB07	—	IRQ1	ET0_TXD5	GTIOC9B	—	LCD_DAT A10_B
D16	D16	—	PB05	—	IRQ15	CTS5_C/ET0_TXD7	GTCPP04	—	LCD_DAT A12_B
D17	D17	—	PB03	—	IRQ13	TXD5_C/SDA5_C/MOSI5_C/ET0_TXD2/RGMII0_TXD2	GTCPP01	ADSYNC	LCD_DAT A15_B/VIO_HD
D18	D18	—	PB01	ALE	IRQ12	CTS_RTS1_B/SS1_B/DE1/ET0_TX_CLK	GTCPP02	AD1FLAG1	LCD_DAT A13_B/VIO_FLD
E1	E1	—	PA15	EBCLK/SDCLK	IRQ14	CTS9_C/PDMCLK1	GTIOC7A	—	VIO_D14
E2	E2	—	P615	—	IRQ7	TXD7_A/SDA7_A/MOSI7_A/USBHS_EXICEN	GTETRGC/GTCPP010	—	LCD_DAT A0_A
E3	E3	—	P614	WR/WR0/DQM0	IRQ20	RXD7_A/SCL7_A/MISO7_A/USBHS_ID	GTETRGB/GTCPP09/AGT00	—	LCD_DAT A1_A
E4	E4	—	P612	D14/DQ14	IRQ18	CTS_RTS0_C/SS0_C/DE0/SSLA0_B/USBHS_OVRCURA	GTIOC9A	—	LCD_DAT A3_A
E5	E5	—	P914	—	IRQ9	CTS_RTS6_B/SS6_B/DE6	GTIOC5B	—	LCD_DAT A0_B
E6	E6	MD	P201	—	IRQ4	—	—	—	—
E10	E10	—	P902	ALE	IRQ0	AUDIO_CLK/ETHPHYCLK	GTCPP013	—	LCD_DAT A3_B/VIO_D1
E11	E11	—	P312	—	IRQ22-DS	CTS_RTS3_B/SS3_B/DE3/CTX0/ET1_RX_ER/RMII1_RX_ER/PDMDAT2	GTADSM0/GTCPP05/AGTOA1	—	LCD_DAT A18_A/VIO_D7
E12	E12	—	P910	—	IRQ7	ET1_TXD4	GTCPP012	—	LCD_DAT A4_B
E13	E13	CLKOUT	P913	—	IRQ3	ET1_TXD7	GTCPP011	—	LCD_DAT A7_B
E14	E14	—	PB02	—	IRQ11	RXD5_C/SCL5_C/MISO5_C/ET0_TXD1/RGMII0_TXD1/RMII0_TXD1	GTCPP00	ADST1	LCD_DAT A16_B/VIO_VD
E15	E15	—	PB06	—	IRQ0	CTS_RTS5_C/SS5_C/DE5/ET0_TXD6	GTIOC9A	—	LCD_DAT A11_B

Table 1.18 Pin list for the SiP product (4 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/C EU
E16	E16	—	PD07	—	IRQ17	USBHS_VBUSEN/SD0CD/ET0_TXD4	GTCPP00	—	—
E17	E17	—	PB00	—	IRQ10	SCK1_B/DE1/USBHS_VBUSEN/ET0_TXD0/RGMII0_TXD0/RMII0_TXD0/PDMDAT2	GTCPP04	ADST0	LCD_DAT A17_B
E18	E18	—	P706	—	IRQ7	RXD1_B/SCL1_B/MISO1_B/USBHS_OVRCURB-DS/ET0_GTX_CLK/RGMII0_TXC/ETHPHYCLK/PDMDAT0	GTCPP02/AGTIO0	—	VIO_D10
F1	F1	—	PA02	A3	IRQ31	RXD2_C/SCL2_C/MISO2_C/SD0DAT5_A	GTIW/GTCPP09	ADSYNC	VIO_D7
F2	F2	—	PA10	CS2/RAS	IRQ4	SCK5_B/DE5/PDMCLK0	GTCPP013	—	LCD_TCO N1_A/VIO_D15
F3	F3	—	PA08	CS0/WE	IRQ6	RXD5_B/SCL5_B/MISO5_B	GTETRGD/GTCPP011	—	LCD_TCO N3_A
F4	F4	—	PA09	CS3/CAS	IRQ5	TXD5_B/SDA5_B/MOSI5_B	GTCPP012	—	LCD_TCO N2_A
F5	F5	—	PC14	—	IRQ0	TXD6_C/SDA6_C/MOSI6_C/ET0_WOL	GTADSM1/GTCPP09	—	—
F7	F7	VCC_08	—	—	—	—	—	—	—
F8	F8	VSS_08	—	—	—	—	—	—	—
F9	F9	VSS3	—	—	—	—	—	—	—
F10	F10	VCL3	—	—	—	—	—	—	—
F11	F11	VSS_07	—	—	—	—	—	—	—
F12	F12	VCC_07	—	—	—	—	—	—	—
F13	F13	—	P700	—	IRQ16-DS	RXD2_B/SCL2_B/MISO2_B/MISOA_C/SSIDATA1_B/SD1WP/ET0_RXD2/RGMII0_RXD2	GTIOC5A	—	VIO_D4
F14	F14	—	P702	—	IRQ18-DS	CTS2_B/RSPCKA_C/SSIBCK1_B/SD1DAT5_B/ET0_RXD0/RGMII0_RXD0/RMII0_RXD0	GTIOC6A/ULPT00	—	VIO_D6
F15	F15	—	P406	—	IRQ31	TXD2_B/SDA2_B/MOSI2_B/SSLA3_C/SSIRXD0_A/SD1CD/ET0_RXD3/RGMII0_RXD3	GTIOC1B	—	VIO_D3
F16	F16	—	P701	—	IRQ17-DS	CTS_RTS2_B/SS2_B/DE2/MOSIA_C/SSILRCK1_B/SSIFS1_B/SD1DAT4_B/ET0_RXD1/RGMII0_RXD1/RMII0_RXD1	GTIOC5B/ULPT01	—	VIO_D5
F17	F17	—	P707	—	IRQ8	TXD1_B/SDA1_B/MOSI1_B/USBHS_OVRCURA-DS/ET0_TX_ER/ETHPHYCLK/PDMDAT1	GTCPP03	—	LCD_DAT A18_B/VIO_D11
F18	F18	—	P705	—	IRQ19	CTS1_B/SSLA2_C/CRX0/ET0_TX_EN/RGMII0_TX_CTL/RMII0_TX_EN/PDMCLK2	GTADSM1/GTCPP01/AGTIO0	—	VIO_D9
G1	G1	—	PA00	A5	IRQ22	CTS_RTS5_B/SS5_B/DE5/SD0DAT7_A	GTOVLO/GTCPP07	AD1FLAG1	LCD_CLK_A/VIO_D5
G2	G2	—	PA03	A2	IRQ20	TXD2_C/SDA2_C/MOSI2_C/SD0DAT4_A	GTIV/GTCPP010	ADST1	VIO_D8
G3	G3	—	PA05	A0/BC0/DQM1	IRQ18	CTS_RTS2_C/SS2_C/DE2/SD0DAT2_A/PDMDAT2	GTETRGD/GTIOC4A	—	VIO_D10
G4	G4	—	PA07	RD	IRQ16	CTS7_A/SD0DAT0_A/PDMDAT0	GTETRGB/GTIOC7A	VCOUT	VIO_D12
G5	G5	—	PC12	—	IRQ2	SCK6_C/DE6/ET0_MDIO	GTCPP011	—	—
G7	G7	VCC_09	—	—	—	—	—	—	—
G8	G8	VSS_09	—	—	—	—	—	—	—
G9	G9	VSS4	—	—	—	—	—	—	—
G10	G10	VCL4	—	—	—	—	—	—	—
G11	G11	VSS_06	—	—	—	—	—	—	—
G12	G12	VCC_06	—	—	—	—	—	—	—
G13	G13	—	P405	—	IRQ30	SCK2_B/DE2/SSITXD0_A/SD1DAT3_B/ET0_RX_DV/RGMII0_RX_CTL/RMII0_CRS_DV	GTIOC1A/AGTIO1	—	VIO_D2
G14	G14	—	P704	—	IRQ26	SSLA1_C/CTX0/SD1DAT7_B/ET0_RX_ER/RMII0_RX_ER/PDMCLK1	GTADSM0/GTCPP00/AGTIO0	—	VIO_D8
G15	G15	—	P703	—	IRQ19-DS	SSLA0_C/SD1DAT6_B/ET0_RX_CLK/RGMII0_RXC/RMII0_REF50CK/PDMCLK0	GTIOC6B/AGTIO1	VCOUT	VIO_D7

Table 1.18 Pin list for the SiP product (5 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/C EU
G16	G16	VSS_03	—	—	—	—	—	—	—
G17	G17	VCC_05	—	—	—	—	—	—	—
G18	G18	VSS_05	—	—	—	—	—	—	—
H1	H1	—	P504	A7	IRQ7	SD0WP	GTOULO/GTCPP01	—	VIO_D3
H2	H2	—	P503	A6	IRQ6	SD0CD	GTOUUP/GTCPP06	—	VIO_D4
H3	H3	—	P505	A8	IRQ8	SD0CLK_A	GTOWUP/GTCPP02	—	VIO_D2
H4	H4	—	PA01	A4	IRQ21	CTS5_B/SD0DAT6_A	GTOVUP/GTCPP08	AD0FLAG1	LCD_TCO N0_A/ VIO_D6
H5	H5	—	PC11	—	IRQ3	CTS_RTS6_C/SS6_C/DE6/ET0_MDC	GTCPP012	—	—
H7	H7	VCC_10	—	—	—	—	—	—	—
H8	H8	VSS_10	—	—	—	—	—	—	—
H9	H9	VSS7	—	—	—	—	—	—	—
H10	H10	VCL5	—	—	—	—	—	—	—
H11	H11	VSS5	—	—	—	—	—	—	—
H12	H12	VCC_04	—	—	—	—	—	—	—
H13	H13	VSS_04	—	—	—	—	—	—	—
H15	H15	VCC_03	—	—	—	—	—	—	—
H16	H16	VCC_USBHS	—	—	—	—	—	—	—
H17	H17	USBHS_DP	—	—	—	—	—	—	—
H18	H18	USBHS_DM	—	—	—	—	—	—	—
J1	J1	—	P506	A9	IRQ9	SD0CMD_A	GTOWLO/GTCPP03	—	VIO_D1
J2	J2	—	P507	A10	IRQ10	CTS_RTS7_A/SS7_A/DE7/ ET_TAS_STA0	GTADSM0/GTIOC0A	—	LCD_EXT CLK_A/ VIO_D0
J3	J3	—	P508	A11	IRQ1	CTS5_A/ET_TAS_STA1	GTADSM1/GTIOC0B	—	VIO_VD
J4	J4	—	P509	A12	IRQ2	CTS_RTS5_A/SS5_A/DE5/ ET_TAS_STA2	GTIOC1A/ULPTEV11	—	VIO_HD
J5	J5	—	PC13	—	IRQ1	RXD6_C/SCL6_C/MISO6_C/ET0_INT	GTCPP010	—	—
J7	J7	VCC2_11	—	—	—	—	—	—	—
J8	J8	VSS_11	—	—	—	—	—	—	—
J9	J9	VCL7	—	—	—	—	—	—	—
J10	J10	VCL6	—	—	—	—	—	—	—
J11	J11	VSS6	—	—	—	—	—	—	—
J12	J12	VCL2	—	—	—	—	—	—	—
J13	J13	VSS2	—	—	—	—	—	—	—
J15	J15	VSS_02	—	—	—	—	—	—	—
J16	J16	USBHS_RREF	—	—	—	—	—	—	—
J17	J17	VSS2_USBHS	—	—	—	—	—	—	—
J18	J18	VSS1_USBHS	—	—	—	—	—	—	—
K1	K1	—	PC15	A16	IRQ30	CTS6_C/CRX1	GTADSM0	—	—
K2	K2	CACREF	P608	A14	IRQ22	TXD5_A/SDA5_A/MOSI5_A	GTOWUP/GTCPP04	—	VIO_FLD
K3	K3	—	P510	A13	IRQ3	RXD5_A/SCL5_A/MISO5_A/ ET_TAS_STA3	GTIOC1B/ULPTEV10	—	VIO_CLK
K4	K4	—	PD00	A15	IRQ23	SCK5_A/DE5/CTX1	GTOWLO/GTCPP05	—	—
K5	K5	VSS	—	—	—	—	—	—	—
K6	K6	VSS	—	—	—	—	—	—	—
K7	K7	VSS_12	—	—	—	—	—	—	—
K8	K8	VSS9	—	—	—	—	—	—	—
K9	K9	VCL9	—	—	—	—	—	—	—
K10	K10	VCL8	—	—	—	—	—	—	—
K11	K11	VSS8	—	—	—	—	—	—	—
K12	K12	VCL1	—	—	—	—	—	—	—
K13	K13	VSS1	—	—	—	—	—	—	—

Table 1.18 Pin list for the SiP product (6 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/C EU
K15	K15	VCC_02	—	—	—	—	—	—	—
K16	K16	AVCC_USBHS	—	—	—	—	—	—	—
K17	K17	XTAL	P213	—	IRQ2	TXD1_C/SDA1_C/MOSI1_C	GTETRGC/GTIOC0A/ULPTEE0	ADTRG1	—
K18	K18	EXTAL	P212	—	IRQ3	RXD1_C/SCL1_C/MISO1_C	GTETRGD/GTIOC0B/AGTEE1	—	—
L1	L1	—	PC10	—	IRQ4	—	GTCPP013	—	—
L2	L2	VSS	—	—	—	—	—	—	—
L3	L3	PUP	—	—	—	—	—	—	—
L4	L4	VCC2_16	—	—	—	—	—	—	—
L5	L5	VSS_16	—	—	—	—	—	—	—
L7	L7	VCC2_12	—	—	—	—	—	—	—
L8	L8	VSS_14	—	—	—	—	—	—	—
L9	L9	VSS_15	—	—	—	—	—	—	—
L10	L10	VSS10	—	—	—	—	—	—	—
L11	L11	VCL10	—	—	—	—	—	—	—
L12	L12	VCL0	—	—	—	—	—	—	—
L13	L13	VSS0	—	—	—	—	—	—	—
L14	L14	—	P403	—	IRQ14-DS	CTS_RTS1_A/SS1_A/DE1/SSIBCK0_A/SD1DAT1_B/ET1_WOL	GTIOC3A/RTCIC1	AD0FLAG1	—
L15	L15	—	P404	—	IRQ15-DS	CTS1_A/SSILRCK0_A/SSIFS0_A/SD1DAT2_B/ET0_WOL	GTIOC3B/RTCIC2	AD1FLAG1	—
L16	L16	VCC_01	—	—	—	—	—	—	—
L17	L17	XCOUT	P214	—	IRQ21	—	—	—	—
L18	L18	XCIN/EXCIN	P215	—	IRQ20	—	—	—	—
M1	M1	—	PC09	—	IRQ5	—	—	—	—
M2	M2	VSS	—	—	—	—	—	—	—
M3	M3	VSS	—	—	—	—	—	—	—
M4	M4	VCC2_17	—	—	—	—	—	—	—
M5	M5	VSS_17	—	—	—	—	—	—	—
M8	M8	VCC2_14	—	—	—	—	—	—	—
M9	M9	VCC2_15	—	—	—	—	—	—	—
M11	M11	VSS11	—	—	—	—	—	—	—
M12	M12	VCL11	—	—	—	—	—	—	—
M14	M14	—	P414	A23	IRQ9	RXD4_B/SCL4_B/MISO4_B/SSLB0_B/CRX1/ET1_MDIO	GTIOC0B	—	VIO_CLK
M15	M15	CACREF	P402	—	IRQ4-DS	SCK1_A/DE1/CRX0/AUDIO_CLK/SD1DAT0_B/ET0_LINKSTA	RTCIC0	—	—
M16	M16	—	P410	A19	IRQ5	SCK3_A/DE3/SCL0_A/USB_OVRCURB-DS/USBHS_OVRCURB/GPTP0_MATCH	GTOVLO/GTIOC9B/AGTOB1	ADST0	—
M17	M17	VBATT	—	—	—	—	—	—	—
M18	M18	VSS_01	—	—	—	—	—	—	—
N1	N1	—	PC08	—	IRQ29	—	GTCPP08	—	—
N2	N2	VSS	—	—	—	—	—	—	—
N3	N3	VSS	—	—	—	—	—	—	—
N4	N4	VCC2_18	—	—	—	—	—	—	—
N5	N5	VSS_18	—	—	—	—	—	—	—
N7	N7	—	P105	—	IRQ0	CTS_RTS8_B/SS8_B/DE8/SSLB2_A/OM_0_ECSINT1/GPTP0_CAPTURE	GTIOC1A/ULPT01-DS	ADSYNC	—
N10	N10	—	P810	—	IRQ21	SCK7_B/DE7/SD1DAT2_A/PDMCLK0	GTIOC10A/ULPT0A0	—	—
N14	N14	—	P710	CS5	IRQ17	CTS4_B/SSLB3_B/ET0_LINKSTA	GTIOC11B	—	LCD_EXT CLK_B/VIO_D12
N15	N15	CACREF	P411	A20	IRQ4	CTS_RTS3_A/SS3_A/DE3/USB_ID/USBHS_ID/GPTP_PTPOUT1	GTOVUP/GTIOC9A/AGTOA1	—	DSI_TE

Table 1.18 Pin list for the SiP product (7 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/C EU
N16	N16	—	P408	A17	IRQ7	RXD3_A/SCL3_A/MISO3_A/SCL0_B/USB_VBUSEN/USBHS_VBUS/GPT_PTPOUT2	GTOWLO/GTIOC10A/ULPTOB0	ADSYNC	—
N17	N17	—	P412	A21	IRQ20-DS	CTS3_A/USB_EXICEN/USBHS_EXICEN/GPT_PTPOUT0	GTOULO/GTCPP08/AGTEE1	—	—
N18	N18	—	P401	—	IRQ5-DS	RXD1_A/SCL1_A/MISO1_A/I3C_SDA0/CTX0/SD1CMD_B	GTETRG4/GTIOC6B	—	VIO_D1
P1	P1	VSS	—	—	—	—	—	—	—
P2	P2	VSS	—	—	—	—	—	—	—
P3	P3	VSS	—	—	—	—	—	—	—
P4	P4	VCC2_19	—	—	—	—	—	—	—
P5	P5	VSS_19	—	—	—	—	—	—	—
P6	P6	—	P104	—	IRQ1	CTS9_A/SSLB1_A/OM_0_CS1/GPTP0_MATCH	GTETRGA/GTIOC1B	AD0FLAG1	—
P7	P7	—	P107	—	IRQ31	CTS4_A/OM_0_CS0/ET1_INT	GTOWUP/GTIOC8A/AGTOA0	ADST0	—
P8	P8	—	P106	—	IRQ16	CTS8_B/SSLB3_A/OM_0_RESET/ET1_LINKSTA	GTOWLO/GTIOC8B/AGTOB0/ULPTEE1-DS	ADST1	—
P9	P9	—	P811	—	IRQ22	CTS7_B/USB_ID/SD1DAT3_A/PDMCLK1	GTIOC10B/ULPTOB0	—	—
P10	P10	—	P013	—	IRQ14	—	—	AN013	—
P11	P11	—	P011	—	IRQ16	—	—	AN011	—
P12	P12	—	P807	—	IRQ11	—	GTIOC13A	—	LCD_TCO N2_B
P13	P13	CACREF	P708	WR1/BC1	IRQ11	SCK4_B/DE4/SDA2_A/MOSIB_B/AUDIO_CLK/ET0_MDC	GTCPP06	—	VIO_VD
P14	P14	—	P712	—	IRQ2	CTS1_C/SSLB1_B/GPTP1_CAPTURE	GTIOC2B/AGTOB0	—	LCD_DAT A20_B
P15	P15	—	P714	—	IRQ13	TXD4_C/SDA4_C/MOSI4_C/GPTP1_PPS	GTIOC12B	—	DSI_TE/ LCD_DAT A22_B
P16	P16	—	P711	—	IRQ3	CTS_RTS1_C/SS1_C/DE1/SSLB2_B/GPTP0_PPS	GTIOC11A/AGTEE0	—	LCD_DAT A19_B
P17	P17	—	P713	—	IRQ14	CTS4_C/GPTP1_MATCH	GTIOC2A/AGTOA0	—	LCD_DAT A21_B
P18	P18	—	P400	—	IRQ0	TXD1_A/SDA1_A/MOSI1_A/I3C_SCL0/AUDIO_CLK/SD1CLK_B	GTIOC6A/AGTIO1	ADTRG1	VIO_D0
R1	R1	—	P602	—	IRQ28	RXD0_B/SCL0_B/MISO0_B	GTIOC7B/ULPTEE0	—	—
R2	R2	VSS	—	—	—	—	—	—	—
R3	R3	VSS	—	—	—	—	—	—	—
R4	R4	CACREF	P600	—	IRQ30	OM_0_RST01/ET1_WOL	GTIOC6B/ULPTEVI1-DS	—	—
R5	R5	—	P601	—	IRQ29	SCK0_B/DE0/OM_0_WP1	GTIOC6A/ULPTEVI0/RTCOUT	—	—
R6	R6	—	P102	—	IRQ17	TXD9_A/SDA9_A/MOSI9_A/RSPCKB_A/CRX0/OM_0_SIO4	GTOWLO/GTIOC2B/AGTO0	ADTRG0	—
R7	R7	—	P801	—	IRQ12	TXD2_A/SDA2_A/MOSI2_A/OM_0_DQS/GPTP1_PPS	GTIV/GTIOC11B/AGTOB0	—	—
R8	R8	—	P803	—	IRQ19	SCK2_A/DE2/OM_0_SIO1	GTETRGC/GTIOC12B	—	—
R9	R9	—	P812	—	IRQ23	CTS_RTS7_B/SS7_B/DE7/USB_EXICEN/SD1DAT4_A/PDMCLK2	GTIOC11A	AN022	—
R10	R10	—	P012	—	IRQ15	—	—	AN012	—
R11	R11	—	P010	—	IRQ14	—	—	AN010	—
R12	R12	—	P009	—	IRQ13-DS	—	—	AN009/IVREF1	—
R13	R13	—	P805	—	IRQ30	TXD8_A/SDA8_A/MOSI8_A/ET1_MDIO	—	AN017/IVCMP0	LCD_TCO N1_B/ VIO_D15
R14	R14	—	P512	—	IRQ14	CTS8_A/SCL1_A/CTX1/ET1_INT	GTIOC0A	—	—
R15	R15	—	P413	A22	IRQ18	ET_TAS_STA3	GTOUUP/GTCPP07/ULPTEE1	—	—
R16	R16	—	P515	—	IRQ12	CTS_RTS4_C/SS4_C/DE4/SCL2_B/ET_TAS_STA0	GTIOC13A	—	LCD_CLK_B
R17	R17	—	P709	CS4	IRQ10	CTS_RTS4_B/SS4_B/DE4/SCL2_A/MISOB_B/ET0_MDIO	GTCPP05	—	VIO_D13

Table 1.18 Pin list for the SiP product (8 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/C EU
R18	R18	—	P407	CS6	IRQ22	SCK1_C/DE1/SDA0_B/USB_VBUS/USBHS_VBUSEN/GPT_PTPOUT3	GTIOC10B/AGTIO0/RTCOU0	ADTRG0	—
T1	T1	DNU	—	—	—	—	—	—	—
T2	T2	VSS	—	—	—	—	—	—	—
T3	—	VCC18_MIPI	—	—	—	—	—	—	—
T4	—	VSS_MIPI	—	—	—	—	—	—	—
—	T3	—	P315	—	IRQ29	SCK3_C/DE3/SSLA3_A	—	—	—
—	T4	—	P900	—	IRQ30	CTS3_C	GTADSM0	—	—
T5	T5	—	P103	—	IRQ16	CTS_RTS9_A/SS9_A/DE9/SSLB0_A/CTX0/OM_0_SIO2/GPTP0_PPS	GTOWUP/GTIOC2A	AD1FLAG1	—
T6	T6	—	P101	—	IRQ1	RXD9_A/SCL9_A/MISO9_A/MOSIB_A/OM_0_SIO3/GPTP1_CAPTURE	GTETRGB/GTIOC8A/AGTEE0	—	—
T7	T7	—	P802	—	IRQ18	RXD2_A/SCL2_A/MISO2_A/OM_0_SIO6	GTIW/GTIOC12A	—	—
T8	T8	—	P804	—	IRQ14	CTS_RTS2_A/SS2_A/DE2/OM_0_SIO7	GTETRGD/GTIOC13A	—	DSI_TE
T9	T9	—	P501	—	IRQ25	TXD8_B/SDA8_B/MOSI8_B/USB_OVRCURA/SD1DAT6_A/PDMDAT1	GTIOC12A	AN020	—
T10	T10	AVCC0	—	—	—	—	—	—	—
T11	T11	AVSS0	—	—	—	—	—	—	—
T12	T12	—	P005	—	IRQ10-DS	—	—	AN005/IVCMP3	—
T13	T13	—	P003	—	IRQ29	—	—	AN003/IVCMP3	—
T14	T14	—	P513	—	IRQ31	SCK8_A/DE8/ETO_INT	GTIOC13B	AN016/IVCMP0	LCD_TCO N3_B/VIO_FLD
T15	T15	—	P514	—	IRQ13	SCK4_C/DE4/SDA2_B/ET_TAS_STA1	GTIOC13B	—	LCD_EXT CLK_B
T16	T16	—	P415	WAIT	IRQ8	TXD4_B/SDA4_B/MOSI4_B/RSPCKB_B/CTX1/ET1_MDC	GTIOC0A	—	VIO_HD
T17	T17	—	P409	A18	IRQ6	TXD3_A/SDA3_A/MOSI3_A/SDA0_A/USB_OVRCURA-DS/USBHS_OVRCURA/GPTP0_CAPTURE	GTOWUP/ULPTOA0	ADST1	—
T18	T18	VCC_USB	—	—	—	—	—	—	—
U1	U1	VCC2_13	—	—	—	—	—	—	—
U2	—	MIPI_DL0_P	—	—	—	—	—	—	—
U3	—	MIPI_CL_P	—	—	—	—	—	—	—
U4	—	MIPI_DL1_P	—	—	—	—	—	—	—
U5	—	AVCC_MIPI	—	—	—	—	—	—	—
—	U2	CLKOUT	P205	—	IRQ1-DS	TXD4_A/SDA4_A/MOSI4_A/SCL1_B/SSLA1_A/USB_OVRCURA/SD1CD	GTIV/GTIOC4A/AGTO1	—	—
—	U3	—	P203	—	IRQ2-DS	RXD4_A/SCL4_A/MISO4_A/RSPCKA_A/CTX0/USB_VBUSEN/SD1CLK_A	GTIOC5A/ULPTOA1	—	—
—	U4	—	P313	—	IRQ27	TXD3_C/SDA3_C/MOSI3_C/MISOA_A/USB_ID/SD1DAT0_A	—	—	—
—	U5	—	P901	—	IRQ31	CTS_RTS3_C/SS3_C/DE3	GTADSM1/AGTIO1	—	—
U6	U6	—	P809	—	IRQ20	TXD7_B/SDA7_B/MOSI7_B/OM_0_SCLKN	—	—	—
U7	U7	—	P800	—	IRQ11	CTS2_A/OM_0_SIO5	GTIU/GTIOC11A/AGTOA0	—	—
U8	U8	—	P502	—	IRQ26	SCK8_B/DE8/USB_OVRCURB/SD1DAT7_A/PDMDAT2	GTIOC12B	AN019	—
U9	U9	—	P014	—	IRQ27	—	—	AN014/DA0/IVCMP0	—
U10	U10	VREFL	—	—	—	—	—	—	—
U11	U11	VREFL0	—	—	—	—	—	—	—
U12	U12	—	P004	—	IRQ9-DS	—	—	AN004/IVCMP2	—
U13	U13	—	P007	—	IRQ28	—	—	AN007/IVCMP3	—

Table 1.18 Pin list for the SiP product (9 of 9)

BGA303	BGA303 without MIPI	Power, System, Clock, Debug, CAC	I/O ports	ExBus/SDRAM	Ex.Interrupt	SCI/IIC/I3C/SPI/CANFD/USBFS/USBHS/OSPI/SSIE/SDHI/MMC/ESWM(GMII, RGMII, MII, RMII)/PDMIF	GPT/AGT/ULPT/RTC	ADC16H/DAC12/ACMPHS	MIPI/GLCDC/C EU
U14	U14	—	P001	—	IRQ7-DS	—	—	AN001/IVCMP3	—
U15	U15	—	P806	—	IRQ0	RXD8_A/SCL8_A/MISO8_A/ET1_MDC	—	AN018	LCD_TCO N0_B/ VIO_D14
U16	U16	—	P715	—	IRQ12	RXD4_C/SCL4_C/MISO4_C/ ET_TAS_STA2	GTIOC12A	—	LCD_DAT A23_B
U17	U17	—	P815	—	IRQ15	CTX0/USB_DM	GTIOC8A	—	—
U18	U18	VSS_USB	—	—	—	—	—	—	—
V1	V1	VSS	—	—	—	—	—	—	—
V2	—	MIPI_DL0_N	—	—	—	—	—	—	—
V3	—	MIPI_CL_N	—	—	—	—	—	—	—
V4	—	MIPI_DL1_N	—	—	—	—	—	—	—
—	V2	CACREF	P204	—	IRQ26	SCK4_A/DE4/SDA1_B/SSLA0_A/ USB_OVRCURB/SD1WP	GTIW/GTIOC4B/AGTIO1	—	—
—	V3	—	P202	—	IRQ3-DS	CTS_RTS4_A/SS4_A/DE4/MOSIA_A/ CRX0/USB_EXICEN/SD1CMD_A	GTIOC5B/ULPTOB1	—	—
—	V4	—	P314	—	IRQ28	RXD3_C/SCL3_C/MISO3_C/SSLA2_A/ SD1DAT1_A	—	ADTRG0	—
V5	V5	VSS_13	—	—	—	—	—	—	—
V6	V6	—	P808	—	IRQ15	RXD7_B/SCL7_B/MISO7_B/ OM_0_SCLK	GTIOC13B	—	—
V7	V7	—	P100	—	IRQ2	SCK9_A/DE9/MISOB_A/OM_0_SIO0/ GPTP1_MATCH	GTETRG/GTIOC8B/AGTIO0	—	—
V8	V8	CACREF	P500	—	IRQ24	RXD8_B/SCL8_B/MISO8_B/ USB_VBUSEN/SD1DAT5_A/PDMDAT0	GTIOC11B	AN021	—
V9	V9	—	P015	—	IRQ13	—	—	AN015/DA 1/IVCMP0	—
V10	V10	VREFH	—	—	—	—	—	—	—
V11	V11	VREFH0	—	—	—	—	—	—	—
V12	V12	—	P008	—	IRQ12-DS	—	—	AN008/ IVREF0	—
V13	V13	—	P006	—	IRQ11-DS	—	—	AN006/ IVCMP2	—
V14	V14	—	P000	—	IRQ6-DS	—	—	AN000/ IVCMP2	—
V15	V15	—	P002	—	IRQ8-DS	—	—	AN002/ IVCMP2	—
V16	V16	—	P511	—	IRQ15	CTS_RTS8_A/SS8_A/DE8/SDA1_A/ CRX1/ET1_LINKSTA	GTIOC0B	—	—
V17	V17	—	P814	—	IRQ16	CRX0/USB_DP	GTIOC8B	—	—
V18	V18	VSS	—	—	—	—	—	—	—

Note: Several pin names have the added suffix of _A, _B, and _C. These suffixes have special conditions for electrical characteristics. See [section x, Electrical Characteristics](#) for detail.

2. Electrical Characteristics

Unless otherwise specified, minimum and maximum values are guaranteed by either design simulation, characterization results or test in production.

Supported peripheral functions and pins differ from one product name to another.

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

- $VCC = VCC_DCDC = VBATT = 1.62$ to 3.63 V
- $VCC2 = 1.62$ to 3.63 V for Standard Product
- $VCC2 = 1.70$ to 2.00 V for SiP Product
- $AVCC0 = 1.62$ to 3.63 V
- $VCC_USB = VCC_USBHS = AVCC_USBHS = 3.0$ to 3.6 V
- $AVCC_MIPI = 2.9$ to 3.6 V
- $VREFH0/VREFH = 1.62$ V to $AVCC0$
- $VCC18_MIPI = 1.65$ to 1.95 V
- $VSS = VSS_DCDC = AVSS0 = VREFL0/VREFL = VSS_USB = VSS1_USBHS = VSS2_USBHS = VSS_MIPI = 0$ V
- VCC voltage is lower than 2.7 V : $LVOCR.LVO0E = 1$, otherwise $LVOCR.LVO0E = 0$
- VCC2 voltage is lower than 2.7 V : $LVOCR.LVO1E = 1$, otherwise $LVOCR.LVO1E = 0$
- $T_j = T_{opj}$
When not specified otherwise, typical values are measured at room temperature of 25 °C and $VCC = VCC_DCDC = VCC_USB = VBATT = VCC_USBHS = AVCC_USBHS = AVCC0 = AVCC_MIPI = VREFH0 = VREFH = 3.3$ V, $VCC18_MIPI = 1.8$ V

Figure 2.1 shows the timing conditions.




Figure 2.1 Input or output timing measurement conditions

The recommended measurement conditions for the timing specification of each peripheral provided are for the best peripheral operation. Make sure to adjust the driving abilities of each pin to meet your conditions.

2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings

Parameter	Symbol	Value	Unit
Power supply voltage	VCC, VCC_DCDC*2	-0.3 to +4.0	V
	VCC2	Standard Product	-0.3 to +4.0
		SiP Product	-0.3 to +2.5
External power supply voltage	VCL	-0.3 to +1.2	V
VBATT power supply voltage	VBATT	-0.3 to +4.0	V
Input voltage (except for 5 V-tolerant ports *1)	V _{in}	-0.3 to VCC + 0.3, -0.3 to VCC2 + 0.3, -0.3 to VCC_USB + 0.3 or -0.3 to VBATT_R + 0.3	V
Input voltage (5 V-tolerant ports *1)	V _{in}	-0.3 to + VCC + 4.0 (max. 5.8) or -0.3 to + VCC2 + 4.0 (max. 5.8)	V
Reference power supply voltage	VREFH/VREFH0	-0.3 to AVCC0 + 0.3	V
USBFS power supply voltage	VCC_USB	-0.3 to +4.0	V
USBHS power supply voltage	VCC_USBHS	-0.3 to +4.0	V
USBHS analog power supply voltage	AVCC_USBHS	-0.3 to +4.0	V
MIPI PHY analog power supply voltage	AVCC_MIPI	-0.3 to +4.0	V
MIPI PHY power supply voltage	VCC18_MIPI	-0.3 to +2.5	V
Analog power supply voltage	AVCC0	-0.3 to +4.0	V
Analog input voltage	V _{AN}	-0.3 to AVCC0 + 0.3	V
Operating junction temperature *3 *4 *5	T _{opj}	0 to 95 or -40 to +105	°C
Storage temperature	T _{stg}	-55 to +125	°C

Note 1. Ports P204, P205, P303, P407 to P413, P511, P512, P514, P515 and P708 to P715 are 5 V tolerant.

Note 2. Connect VCC_DCDC to VCC.

Note 3. See [section 2.2.1. Tj/Ta Definition](#).

Note 4. Contact a Renesas Electronics sales office for information on derating operation when Tj = +95 °C to +125 °C. Derating is the systematic reduction of load for improved reliability.

Note 5. The lower and upper limit of operating junction temperature depend on the product. For details, see [section x.x. Part Numbering](#).

Caution: Permanent damage to the MCU might result if absolute maximum ratings are exceeded.

Table 2.2 Recommended operating conditions

Parameter	Symbol		Min	Typ	Max	Unit	
Power supply voltages	VCC, VCC_DCDC	Other than the following		1.62	—	3.63	V
		When ESWM is used		2.30	—	3.63	V
		When SDRAM is used		3.00	—	3.63	V
	VCC2	Standard Product	Other than the following	1.62	—	3.63	V
			When ESWM is used	2.30	—	3.63	V
			When SDRAM is used	3.00	—	3.63	V
		SiP Product		1.70	—	2.00	V
	VCL	When external VDD is used*2	voltage range 1	0.92	—	0.99	V
			voltage range 2	0.87	—	0.99	V
		When DCDC is used (High-speed mode)	VSCR_1	—	0.95	—	V
			VSCR_2	—	0.925	—	V
		When DCDC is used (Software Standby mode)	SVSCR_1	—	0.95	—	V
			SVSCR_2	—	0.925	—	V
			SVSCR_3	—	0.825	—	V
			SVSCR_4	—	0.765	—	V
			SVSCR_5	—	0.715	—	V
	VSS, VSS_DCDC			—	0	—	V
USB power supply voltages	VCC_USB, VCC_USBHS, AVCC_USBHS	When USB is not used	1.62	—	3.63	V	
		When USB is used	3.00	—	3.60	V	
	VSS_USB, VSS1_USBHS, VSS2_USBHS			—	0	—	V
MIPI PHY power supply voltages	VCC18_MIPI		1.65	1.80	1.95	V	
	AVCC_MIPI		2.90	—	3.60	V	
	VSS_MIPI		—	0	—	V	
VBATT power supply voltage	VBATT		1.62	—	3.63	V	
Analog power supply voltages	AVCC0*1	Other than the following	1.62	—	3.63	V	
		When Channel dedicated sample-and-hold circuit is used	2.70	—	3.63	V	
	AVSS0		—	0	—	V	

Note 1. When the A/D converter, the D/A converter and the High-Speed Analog Comparator are not in use, do not leave the AVCC0, VREFH/VREFH0, AVSS0, and VREFL/VREFL0 pins open. Connect the AVCC0 and VREFH/VREFH0 pins to VCC, and the AVSS0 and VREFL/VREFL0 pins to VSS, respectively.

Note 2. VCL voltage must never be higher than VCC voltage.

2.2 DC Characteristics

2.2.1 Tj/Ta Definition

Table 2.3 DC characteristics

Parameter	Symbol	Typ	Max	Unit	Test conditions
Permissible operating junction temperature	T _j	—	125*1	°C	High-speed mode

Note: Make sure that $T_j = T_a + \theta_{ja} \times \text{total power consumption (W)}$, where total power consumption = $(V_{CC} - V_{OH}) \times \Sigma I_{OH} + V_{OL} \times \Sigma I_{OL} + (I_{CCmax} + I_{CC_DCDCmax}) \times V_{CC}$.

Note: Minimum Ambient Temperature(T_a) is -40°C or 0°C, depending on the product. For details, see [section x.x. Part Numbering](#).

Note 1. The upper limit of operating junction temperature is 95°C, 105°C or 125°C, depending on the product. For details, see [section x.x. Part Numbering](#).

2.2.2 I/O V_{IH} , V_{IL} Table 2.4 I/O V_{IH} , V_{IL} except for Schmitt trigger input pins (1 of 2)

Parameter		VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Peripheral function pin	EXTAL (external clock input), WAIT, SPI*1 (except RSPCK)	1.62 V or above	V_{IH}	$VCC \times 0.8$	—	—	V
			V_{IL}	—	—	$VCC \times 0.2$	
	SPI*2 (except RSPCK)	1.62 V or above	V_{IH}	$VCC2 \times 0.8$	—	—	
			V_{IL}	—	—	$VCC2 \times 0.2$	
	OSPI (except OM_0_RSTO1, OM_0_ECSINT1, OM_1_RSTO1 and OM_1_ECSINT1)	2.70 V or above	V_{IH}	$VCC2 \times 0.8$	—	—	
			V_{IL}	—	—	$VCC2 \times 0.2$	
		1.62 to 2.00V	V_{IH}	$VCC2 \times 0.7$	—	$VCC2 + 0.3$	
			V_{IL}	$VSS - 0.3$	—	$VCC2 \times 0.3$	
	SD*3	2.70 V or above	V_{IH}	$VCC \times 0.625$	—	$VCC + 0.3$	
			V_{IL}	$VSS - 0.3$	—	$VCC \times 0.25$	
		1.70 to 1.95 V	V_{IH}	1.27	—	2	
			V_{IL}	$VSS - 0.3$	—	0.58	
	SD*4	2.70 V or above	V_{IH}	$VCC2 \times 0.625$	—	$VCC2 + 0.3$	
			V_{IL}	$VSS - 0.3$	—	$VCC2 \times 0.25$	
		1.70 to 1.95 V	V_{IH}	1.27	—	2	
			V_{IL}	$VSS - 0.3$	—	0.58	
	MMC*5	2.70 V or above	V_{IH}	$VCC \times 0.625$	—	$VCC + 0.3$	
			V_{IL}	$VSS - 0.3$	—	$VCC \times 0.25$	
		1.70 to 1.95 V	V_{IH}	$VCC \times 0.65$	—	$VCC + 0.3$	
			V_{IL}	$VSS - 0.3$	—	$VCC \times 0.35$	
	MMC*6	2.70 V or above	V_{IH}	$VCC2 \times 0.625$	—	$VCC2 + 0.3$	
			V_{IL}	$VSS - 0.3$	—	$VCC2 \times 0.25$	
		1.70 to 1.95 V	V_{IH}	$VCC2 \times 0.65$	—	$VCC2 + 0.3$	
			V_{IL}	$VSS - 0.3$	—	$VCC2 \times 0.35$	
	D00 to D19, TMS, TDI, TCK, SWDIO, SWCLK	1.62 V or above	V_{IH}	$VCC \times 0.7$	—	—	
			V_{IL}	—	—	$VCC \times 0.3$	
	D20 to D31	1.62 V or above	V_{IH}	$VCC2 \times 0.7$	—	—	
			V_{IL}	—	—	$VCC2 \times 0.3$	
	DQ00 to DQ19	3.00 V or above	V_{IH}	$VCC \times 0.7$	—	—	
			V_{IL}	—	—	$VCC \times 0.3$	
	DQ20 to DQ31	3.00 V or above	V_{IH}	$VCC2 \times 0.7$	—	—	
			V_{IL}	—	—	$VCC2 \times 0.3$	

Table 2.4 I/O V_{IH} , V_{IL} except for Schmitt trigger input pins (2 of 2)

Parameter		VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Peripheral function pin	ESWM* ⁹	2.30 to 3.60 V	V_{IH}	$VCC \times 0.7$	—	—	V
			V_{IL}	—	—	$VCC \times 0.3$	
			V_{IH}	$VCC2 \times 0.7$	—	—	
			V_{IL}	—	—	$VCC2 \times 0.3$	
	ESWM (MII)* ¹⁰ , ESWM (RMII)* ¹¹	2.70 to 3.60 V	V_{IH}	2.3	—	—	
			V_{IL}	—	—	$VCC \times 0.2$	
	ESWM (GMII)* ¹⁰ , ESWM (RGMII)* ¹²	3.00 to 3.60 V	V_{IH}	2	—	—	
			V_{IL}	—	—	0.8	
		2.30 to 2.70 V	V_{IH}	1.7	—	—	
			V_{IL}	—	—	0.7	
	IIC (SMBus)* ⁷	2.70 V or above	V_{IH}	2.1	—	$VCC + 3.6$ (max 5.8)	
			V_{IL}	—	—	0.8	
	IIC (SMBus)* ⁸	2.70 V or above	V_{IH}	2.1	—	$VCC2 + 3.6$ (max 5.8)	
			V_{IL}	—	—	0.8	
	I3C (SMBus)	2.70 V or above	V_{IH}	2.1	—	$VCC + 0.3$	
			V_{IL}	—	—	0.8	
	RTCIC0, RTCIC1, RTCIC2, when VCC power supply is selected	1.62 V or above	V_{IH}	0.9	—	3.9	
			V_{IL}	—	—	0.3	
	RTCIC0, RTCIC1, RTCIC2 when VBATT power supply is selected		V_{IH}	0.9	—	3.9	
			V_{IL}	—	—	0.3	
	EXCIN when VCC power supply is selected	1.62 V or above	V_{IH}	0.9	—	VCC	
			V_{IL}	—	—	0.3	
	EXCIN when VBATT power supply is selected		V_{IH}	0.9	—	VBATT	
			V_{IL}	—	—	0.3	

Note 1. SPI0_B, SPI0_C and SPI1_B

Note 2. SPI0_A, SPI1_A

Note 3. SD_A ch0, SD_B ch0, SD_C ch0 and SD_B ch1

Note 4. SD_A ch1

Note 5. MMC_A ch0, MMC_B ch0, MM_C ch0 and MMC_B ch1

Note 6. MMC_A ch1

Note 7. IIC0_A, IIC0_B, IIC1_A, IIC2_A and IIC2_B

Note 8. IIC1_B

Note 9. GPTPn_CAPTURE, ETn_LINKSTA, ETn_MDIO and ETn_INT (n = 0, 1)

Note 10. ETn_RX_CLK, ETn_RX_DV, ETn_RXD7 to ETn_RXD0, ETn_RX_ER and ETn_TX_CLK (n = 0, 1)

Note 11. RMIIIn_REF50CK, RMIIIn_CRS_DV, RMIIIn_RXD1 to RMIIIn_RXD0 and RMIIIn_RX_ER (n = 0, 1)

Note 12. RGMIIIn_RXC, RGMIIIn_RX_CTL and RGMIIIn_RXD3 to RGMIIIn_RXD0 (n = 0, 1)

Table 2.5 I/O V_{IH} , V_{IL} of Schmitt trigger input pins (1 of 2)

Parameter		VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Peripheral function pin	IIC (except for SMBus)*7	1.62 V or above	V_{IH}	$VCC \times 0.7$	—	$VCC + 3.6$ (max 5.8)	V
			V_{IL}	—	—	$VCC \times 0.3$	
			ΔV_T	$VCC \times 0.05$	—	—	
	IIC (except for SMBus)*8	1.62 V or above	V_{IH}	$VCC2 \times 0.7$	—	$VCC2 + 3.6$ (max 5.8)	
			V_{IL}	—	—	$VCC2 \times 0.3$	
			ΔV_T	$VCC2 \times 0.05$	—	—	
	I3C (except for SMBus)	1.65 V or above	V_{IH}	$VCC \times 0.7$	—	$VCC + 0.3$	
			V_{IL}	—	—	$VCC \times 0.3$	
			ΔV_T	$VCC \times 0.1$	—	—	
	5 V-tolerant ports*1*6	1.62 V or above	V_{IH}	$VCC \times 0.8$	—	$VCC + 3.6$ (max 5.8)	
			V_{IL}	—	—	$VCC \times 0.2$	
			ΔV_T	$VCC \times 0.05$	—	—	
	5 V-tolerant ports*2*6	1.62 V or above	V_{IH}	$VCC2 \times 0.8$	—	$VCC2 + 3.6$ (max 5.8)	
			V_{IL}	—	—	$VCC2 \times 0.2$	
			ΔV_T	$VCC2 \times 0.05$	—	—	
	Other VCC input pins*3	1.62 V or above	V_{IH}	$VCC \times 0.8$	—	—	
			V_{IL}	—	—	$VCC \times 0.2$	
			ΔV_T	$VCC \times 0.05$	—	—	
	Other VCC2 input pins*3	1.62 V or above	V_{IH}	$VCC2 \times 0.8$	—	—	
			V_{IL}	—	—	$VCC2 \times 0.2$	
			ΔV_T	$VCC2 \times 0.05$	—	—	
	Other AVCC0 input pins*3	1.62 V or above	V_{IH}	$AVCC0 \times 0.8$	—	—	
			V_{IL}	—	—	$AVCC0 \times 0.2$	
			ΔV_T	$AVCC0 \times 0.05$	—	—	
	Other VCC_USB input pins*3	1.62 V or above	V_{IH}	$VCC_USB \times 0.8$	—	—	
			V_{IL}	—	—	$VCC_USB \times 0.2$	
			ΔV_T	$VCC_USB \times 0.05$	—	—	
	Other VBATT_R input pins when VCC power supply is selected*3	1.62 V or above	V_{IH}	$VCC \times 0.8$	—	VCC	
			V_{IL}	—	—	$VCC \times 0.2$	
			ΔV_T	$VCC \times 0.05$	—	—	

Table 2.5 I/O V_{IH} , V_{IL} of Schmitt trigger input pins (2 of 2)

Parameter		VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Ports	5 V-tolerant port ^{*4*6}	1.62 V or above	V_{IH}	$VCC \times 0.8$	—	$VCC + 3.6$ (max 5.8)	V
			V_{IL}	—	—	$VCC \times 0.2$	
	5 V-tolerant port ^{*2*6}	1.62 V or above	V_{IH}	$VCC2 \times 0.8$	—	$VCC2 + 3.6$ (max 5.8)	
			V_{IL}	—	—	$VCC2 \times 0.2$	
	Other VCC input pins ^{*5}	1.62 V or above	V_{IH}	$VCC \times 0.8$	—	—	
			V_{IL}	—	—	$VCC \times 0.2$	
	Other VCC2 input pins ^{*5}	1.62 V or above	V_{IH}	$VCC2 \times 0.8$	—	—	
			V_{IL}	—	—	$VCC2 \times 0.2$	
	Other AVCC0 input pins ^{*5}	1.62 V or above	V_{IH}	$AVCC0 \times 0.8$	—	—	
			V_{IL}	—	—	$AVCC0 \times 0.2$	
	Other VCC_USB input pins ^{*5}	1.62 V or above	V_{IH}	$VCC_USB \times 0.8$	—	—	
			V_{IL}	—	—	$VCC_USB \times 0.2$	
	Other VBATT_R input pins when VCC power supply is selected ^{*5}	1.62 V or above	V_{IH}	$VCC \times 0.8$	—	VCC	
			V_{IL}	—	—	$VCC \times 0.2$	

Note 1. RES and peripheral function pins associated with P303, P407 to P413, P511, P512, P514, P515, P708 to P715 (total 21 pins).

Note 2. P204 and P205 (total 2 pins)

Note 3. All input pins except for the peripheral function pins already described in the table. There is an item for each power supply voltage for each port. Refer to the IO chapter for the power supply of the port.

Note 4. P303, P407 to P413, P511, P512, P514, P515, P708 to P715 (total 20 pins).

Note 5. All input pins except for the ports already described in the table. There is an item for each power supply voltage for each port. Refer to the IO chapter for the power supply of the port.

Note 6. When VCC or VCC2 is less than 1.62 V, the input voltage of 5 V-tolerant ports should be less than 3.6 V, otherwise breakdown may occur because 5 V-tolerant ports are electrically controlled so as not to violate the break down voltage.

2.2.3 I/O I_{OH} , I_{OL} Table 2.6 I/O I_{OH} , I_{OL} (1 of 5)

Parameter			VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Permissible output current (average value per pin)	Ports P000 to P015, P201	—	—	I_{OH}	—	—	−2.0	mA
				I_{OL}	—	—	2.0	mA
	Ports P204, P205, P303, P407 to P413, P511, P512, P514, P515, P708 to P715, PA15 (total 23 pins)	Low drive*1	—	I_{OH}	—	—	−2.0	mA
				I_{OL}	—	—	2.0	mA
		Middle drive*2	—	I_{OH}	—	—	−4.0	mA
				I_{OL}	—	—	4.0	mA
		High drive*3	—	I_{OH}	—	—	−16	mA
				I_{OL}	—	—	20.0	mA
		High-speed high drive*4	—	I_{OH}	—	—	−20	mA
				I_{OL}	—	—	20.0	mA
	Other output pins*5	Low drive*1	—	I_{OH}	—	—	−2.0	mA
				I_{OL}	—	—	2.0	mA
		Middle drive*2	—	I_{OH}	—	—	−4.0	mA
				I_{OL}	—	—	4.0	mA
		High drive*3	—	I_{OH}	—	—	−16	mA
				I_{OL}	—	—	16.0	mA
		High-speed high drive*4	—	I_{OH}	—	—	−20	mA
				I_{OL}	—	—	20.0	mA
Permissible output current (max value per pin)	Ports P000 to P015, P201	—	—	I_{OH}	—	—	−4.0	mA
				I_{OL}	—	—	4.0	mA
	Ports P204, P205, P303, P407 to P413, P511, P512, P514, P515, P708 to P715, PA15 (total 23 pins)	Low drive*1	—	I_{OH}	—	—	−4.0	mA
				I_{OL}	—	—	4.0	mA
		Middle drive*2	—	I_{OH}	—	—	−8.0	mA
				I_{OL}	—	—	8.0	mA
		High drive*3	—	I_{OH}	—	—	−32	mA
				I_{OL}	—	—	40.0	mA
		High-speed high drive*4	—	I_{OH}	—	—	−40	mA
				I_{OL}	—	—	40.0	mA
	Other output pins*5	Low drive*1	—	I_{OH}	—	—	−4.0	mA
				I_{OL}	—	—	4.0	mA
		Middle drive*2	—	I_{OH}	—	—	−8.0	mA
				I_{OL}	—	—	8.0	mA
		High drive*3	—	I_{OH}	—	—	−32	mA
				I_{OL}	—	—	32.0	mA
		High-speed high drive*4	—	I_{OH}	—	—	−40	mA
				I_{OL}	—	—	40.0	mA

Table 2.6 I/O I_{OH} , I_{OL} (2 of 5)

Parameter				VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Permissible output current (maxvalue of total of all pins)	Maximum of all output pins	VCC I/O	Ports P411 to P415, P511 to P515, P708 to P715, P805 to P807 (total 21 pins)	1.62 V or above	$\Sigma I_{OH(max)}$	—	—	–40	mA
			Ports P212, P213, P400 to P410 (total 13 pins)	1.62 V or above		—	—	–40	
			Ports P700 to P707, PB00 to PB04 (total 13 pins)	1.62 V or above		—	—	–40	
			Ports PB05 to PB07, PD06, PD07 (total 5 pins)	1.62 V or above		—	—	–40	
			Ports P207, PD01 to PD05 (total 6 pins)	1.62 V or above		—	—	–40	
			Ports P904, P910 to P913 (total 5 pins)	1.62 V or above		—	—	–40	
			Ports P206, P304 to P312, P902, P903, P905 to P909 (total 17 pins)	1.62 V or above		—	—	–40	
			Ports P108 to P115, P201, P208 to P211, P300 to P303, P609, P914, P915, PA11 (total 21 pins)	1.62 V or above		—	—	–40	
			Ports P610 to P615, P813, PA04 to PA10, PA12 to PA15 (total 18 pins)	1.62 V or above		—	—	–40	
			Ports P503 to P510, P608, PA00 to PA03, PC11 to PC15, PD00 (total 19 pins)	1.62 V or above		—	—	–40	

Table 2.6 I/O I_{OH} , I_{OL} (3 of 5)

Parameter				VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Permissible output current (maxvalue of total of all pins)	Maximum of all output pins	VCC2 I/O	Ports PC00 to PC10 (total 11 pins)	1.62 V or above	$\Sigma I_{OH(max)}$	—	—	-40	mA
			Ports P204, P205, P600 to P607 (total 10 pins)	1.62 V or above		—	—	-40	
			Ports P202, P203, P313 to P315, P900, P901 (total 7 pins)	1.62 V or above		—	—	-40	
			Ports P100 to P107, P800, P801 (total 10 pins)	1.62 V or above		—	—	-40	
			Ports P500 to P502, P802 to P804, P808 to P812 (total 11 pins)	1.62 V or above		—	—	-40	
		AVCC0 I/O		1.62 V or above		—	—	-33	
		VCC_USB I/O		1.62 V or above		—	—	-33	

Table 2.6 I/O I_{OH} , I_{OL} (4 of 5)

Parameter				VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Permissible output current (maxvalue of total of all pins)	Maximum of all output pins	VCC and VCC2 I/O	Ports P411 to P415, P511 to P515, P708 to P715, P805 to P807 (total 21 pins)	1.62 V or above	$\Sigma I_{OL(max)}$	—	—	40	mA
			Ports P212, P213, P400 to P410 (total 13 pins)	1.62 V or above		—	—	40	
			Ports P700 to P707, PB00 to PB04 (total 13 pins)	1.62 V or above		—	—	40	
			Ports PB05 to PB07, PD06, PD07 (total 5 pins)	1.62 V or above		—	—	40	
			Ports P207, PD01 to PD05 (total 6 pins)	1.62 V or above		—	—	40	
			Ports P904, P910 to P913 (total 5 pins)	1.62 V or above		—	—	40	
			Ports P206, P304 to P312, P902, P903, P905 to P909 (total 17 pins)	1.62 V or above		—	—	40	
			Ports P108 to P115, P201, P208 to P211, P300 to P303, P609, P914, P915, PA11 (total 21 pins)	1.62 V or above		—	—	40	
			Ports P610 to P615, P813, PA04 to PA10, PA12 to PA15 (total 18 pins)	1.62 V or above		—	—	40	
			Ports P503 to P510, P608, PA00 to PA03, PC11 to PC15, PD00 (total 19 pins)	1.62 V or above		—	—	40	
			Ports PC00 to PC10 (total 11 pins)	1.62 V or above		—	—	40	
			Ports P204, P205, P600 to P607 (total 10 pins)	1.62 V or above		—	—	40	

Table 2.6 I/O I_{OH} , I_{OL} (5 of 5)

Parameter				VCC/VCC2/ AVCC0/ VCC_USB	Symbol	Min	Typ	Max	Unit
Permissible output current (maxvalue of total of all pins)	Maximum of all output pins	VCC and VCC2 I/O	Ports P202, P203, P313 to P315, P900, P901 (total 7 pins)	1.62 V or above	$\Sigma I_{OL(max)}$	—	—	40	mA
			Ports P100 to P107, P800, P801 (total 10 pins)	1.62 V or above		—	—	40	
			Ports P500 to P502, P802 to P804, P808 to P812 (total 11 pins)	1.62 V or above		—	—	40	
		AVCC0 I/O		1.62 V or above		—	—	33	
		VCC_USB I/O		1.62 V or above		—	—	33	

Note 1. This is the value when low driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability except for P400 and P401 is retained in Deep Software Standby mode.

Note 2. This is the value when middle driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability except for P400 and P401 is retained in Deep Software Standby mode.

Note 3. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability except for P400 and P401 is retained in Deep Software Standby mode.

Note 4. This is the value when high-speed high driving ability is selected in the Port Drive Capability in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 5. Except for P200, P214 and P215, which is an input port.

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in this table. The average output current indicates the average value of current measured during 100 μ s.

2.2.4 I/O V_{OH} , V_{OL} , and Other CharacteristicsTable 2.7 I/O V_{OH} , V_{OL} , and other characteristics (1 of 3)

Parameter		VCC/ VCC2/ AVCC0/ VCC_US B	Symbol	Min	Typ	Max	Unit	Test conditions
Output voltage	IIC	2.70 V or above	V_{OL}	—	—	0.4	V	$I_{OL} = 3.0 \text{ mA}$
			V_{OL}	—	—	0.6		$I_{OL} = 6.0 \text{ mA}$
		1.62 V to 1.95 V	V_{OL}	—	—	$VCC \times 0.2$		$I_{OL} = 2.0 \text{ mA}$
			V_{OL}	—	—	0.4		$I_{OL} = 3.0 \text{ mA}$
			V_{OL}	—	—	0.6^{*4}		$I_{OL} = 6.0 \text{ mA}$
			V_{OL}	—	—	$VCC2 \times 0.2$		$I_{OL} = 2.0 \text{ mA}$
	IIC*1	2.70 V or above	V_{OL}	—	—	0.4		$I_{OL} = 15.0 \text{ mA}$ (ICFER.FMPE = 1)
			V_{OL}	—	0.4	—		$I_{OL} = 20.0 \text{ mA}$ (ICFER.FMPE = 1)
		1.62 V to 1.95 V	V_{OL}	—	—	0.4		$I_{OL} = 15.0 \text{ mA}$ (ICFER.FMPE = 1)
			V_{OL}	—	0.4	—		$I_{OL} = 20.0 \text{ mA}$ (ICFER.FMPE = 1)
	I3C	2.70 V or above	V_{OL}	—	—	0.4		$I_{OL} = 3.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)
			V_{OL}	—	—	0.6		$I_{OL} = 6.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)
			V_{OL}	—	—	0.4		$I_{OL} = 15.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 1, BFCTL.HSME = 0)
			V_{OL}	—	0.4	—		$I_{OL} = 20.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 1, BFCTL.HSME = 0)
		3.00 V or above	V_{OL}	—	—	0.4		$I_{OL} = 3.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 1)
			V_{OH}	$VCC - 0.27$	—	—		$I_{OH} = 3.0 \text{ mA}$ (PRTS.PRTMD = 0, BFCTL.FMPE = 0, BFCTL.HSME = 0)
			V_{OL}	—	—	0.27		$I_{OL} = 3.0 \text{ mA}$ (PRTS.PRTMD = 0, BFCTL.FMPE = 0, BFCTL.HSME = 0)
		1.65 V to 1.95 V	V_{OL}	—	—	$VCC \times 0.2$		$I_{OL} = 2.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)
			V_{OL}	—	—	0.4		$I_{OL} = 3.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)
			V_{OL}	—	—	0.6		$I_{OL} = 6.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 0)
			V_{OL}	—	—	$VCC \times 0.2$		$I_{OL} = 2.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 1, BFCTL.HSME = 0)
			V_{OL}	—	—	0.4		$I_{OL} = 15.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 1, BFCTL.HSME = 0)
			V_{OL}	—	0.4	—		$I_{OL} = 20.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 1, BFCTL.HSME = 0)
			V_{OL}	—	—	$VCC \times 0.2$		$I_{OL} = 3.0 \text{ mA}$ (PRTS.PRTMD = 1, BFCTL.FMPE = 0, BFCTL.HSME = 1)
			V_{OH}	$VCC - 0.27$	—	—		$I_{OH} = 3.0 \text{ mA}$ (PRTS.PRTMD = 0, BFCTL.FMPE = 0, BFCTL.HSME = 0)
			V_{OL}	—	—	0.27		$I_{OL} = 3.0 \text{ mA}$ (PRTS.PRTMD = 0, BFCTL.FMPE = 0, BFCTL.HSME = 0)

Table 2.7 I/O V_{OH} , V_{OL} , and other characteristics (2 of 3)

Parameter		VCC/ VCC2/ AVCC0/ VCC_USB B	Symbol	Min	Typ	Max	Unit	Test conditions
Output voltage	ESWM	2.70 V to 3.60 V	V_{OH}	$VCC - 0.5$	—	—	V	$I_{OH} = -1.0 \text{ mA}$
			V_{OL}	—	—	0.4		$I_{OL} = 1.0 \text{ mA}$
			V_{OH}	$VCC2 - 0.5$	—	—		$I_{OH} = -1.0 \text{ mA}$
		2.30 V to 2.70 V	V_{OH}	2	—	—		$I_{OH} = -1.0 \text{ mA}$
			V_{OL}	—	—	0.4		$I_{OL} = 1.0 \text{ mA}$
			V_{OL}	—	—	0.4		$I_{OL} = 1.0 \text{ mA}$
	SD	2.70 V or above	V_{OH}	$VCC \times 0.75$	—	—		$I_{OH} = -2.0 \text{ mA}$
			V_{OL}	—	—	$VCC \times 0.125$		$I_{OL} = 3.0 \text{ mA}$
			V_{OH}	$VCC2 \times 0.75$	—	—		$I_{OH} = -2.0 \text{ mA}$
			V_{OL}	—	—	$VCC2 \times 0.125$		$I_{OL} = 3.0 \text{ mA}$
		1.70 to 1.95 V	V_{OH}	1.4	—	—		$I_{OH} = -2.0 \text{ mA}$
			V_{OL}	—	—	0.45		$I_{OL} = 2.0 \text{ mA}$
			V_{OL}	—	—	0.45		$I_{OL} = 2.0 \text{ mA}$
		2.70 V or above	V_{OH}	$VCC \times 0.75$	—	—		$I_{OH} = -0.1 \text{ mA (VCC = 2.7 V)}$
			V_{OL}	—	—	$VCC \times 0.125$		$I_{OL} = 0.1 \text{ mA (VCC = 2.7 V)}$
			V_{OH}	$VCC2 \times 0.75$	—	—		$I_{OH} = -0.1 \text{ mA (VCC2 = 2.7 V)}$
			V_{OL}	—	—	$VCC2 \times 0.125$		$I_{OL} = 0.1 \text{ mA (VCC2 = 2.7 V)}$
	MMC	1.70 to 1.95 V	V_{OH}	$VCC - 0.45$	—	—		$I_{OH} = -2.0 \text{ mA}$
			V_{OL}	—	—	0.45		$I_{OL} = 2.0 \text{ mA}$
			V_{OH}	$VCC2 - 0.45$	—	—		$I_{OH} = -2.0 \text{ mA}$
		2.70 V or above	V_{OH}	$VCC - 1.0$	—	—		$I_{OH} = -16 \text{ mA (VCC = 3.3 V)}$
			V_{OL}	—	—	1		$I_{OL} = 20 \text{ mA (VCC = 3.3 V)}$
			V_{OH}	$VCC2 - 1.0$	—	—		$I_{OH} = -16 \text{ mA (VCC2 = 3.3 V)}$
			V_{OL}	—	—	1		$I_{OL} = 20 \text{ mA (VCC2 = 3.3 V)}$
		—	V_{OH}	$VCC - 1.0$	—	—		$I_{OH} = -16 \text{ mA (VCC = 3.3 V)}$
			V_{OL}	—	—	1		$I_{OL} = 20 \text{ mA (VCC = 3.3 V)}$
			V_{OH}	$VCC2 - 1.0$	—	—		$I_{OH} = -16 \text{ mA (VCC2 = 3.3 V)}$
			V_{OL}	—	—	1		$I_{OL} = 20 \text{ mA (VCC2 = 3.3 V)}$
	Ports P204, P205, P303, P407 to P413, P511, P512, P514, P515, P708 to P715, PA15 (total of 23 pins)*2	—	V_{OH}	$VCC - 1.0$	—	—	V	$I_{OH} = -16 \text{ mA (VCC = 3.3 V)}$
			V_{OL}	—	—	1		$I_{OL} = 20 \text{ mA (VCC = 3.3 V)}$
			V_{OH}	$VCC2 - 1.0$	—	—		$I_{OH} = -16 \text{ mA (VCC2 = 3.3 V)}$
			V_{OL}	—	—	1		$I_{OL} = 20 \text{ mA (VCC2 = 3.3 V)}$
			V_{OH}	$VCC - 1.0$	—	—		$I_{OH} = -16 \text{ mA (VCC = 3.3 V)}$
			V_{OL}	—	—	1		$I_{OL} = 20 \text{ mA (VCC = 3.3 V)}$
			V_{OH}	$VCC2 - 1.0$	—	—		$I_{OH} = -16 \text{ mA (VCC2 = 3.3 V)}$
			V_{OL}	—	—	1		$I_{OL} = 20 \text{ mA (VCC2 = 3.3 V)}$
	Other output pins	1.62 V or above	V_{OH}	$VCC - 0.5$	—	—	V	$I_{OH} = -1.0 \text{ mA}$
			V_{OL}	—	—	0.5		$I_{OL} = 1.0 \text{ mA}$
			V_{OH}	$VCC2 - 0.5$	—	—		$I_{OH} = -1.0 \text{ mA}$
			V_{OL}	—	—	0.5		$I_{OL} = 1.0 \text{ mA}$
			V_{OH}	$AVCC0 - 0.5$	—	—		$I_{OH} = -1.0 \text{ mA}$
			V_{OL}	—	—	0.5		$I_{OL} = 1.0 \text{ mA}$
			V_{OH}	$VCC_USB - 0.5$	—	—		$I_{OH} = -1.0 \text{ mA}$
			V_{OL}	—	—	0.5		$I_{OL} = 1.0 \text{ mA}$

Table 2.7 I/O V_{OH} , V_{OL} , and other characteristics (3 of 3)

Parameter		VCC/ VCC2/ AVCC0/ VCC_USB B	Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	RES	1.62 V or above	$ I_{in} $	—	—	5	μA	$V_{in} = 0 V$ $V_{in} = 5.5 V$
	Port P200, P214, P215	1.62 V or above		—	—	1		$V_{in} = 0 V$ $V_{in} = VCC$
Three-state leakage current (off state)	5 V-tolerant ports	1.62 V or above	$ I_{TSI} $	—	—	5	μA	$V_{in} = 0 V$ $V_{in} = 5.5 V$
	Other ports (except for port P200, P214, P215)	1.62 V or above		—	—	1		$V_{in} = 0 V$ $V_{in} = VCC, VCC2, AVCC0, VCC_USB$
Input pull-up MOS current	Ports P0 to PD	2.70 V or above	I_p	-300	—	-10	μA	$VCC, VCC2, AVCC0, VCC_USB = 2.7$ to 3.63 V $V_{in} = 0 V$
		1.62 V or above		-300	—	-5		$VCC, VCC2, AVCC0, VCC_USB = 1.62$ to 3.63 V $V_{in} = 0 V$
Pull-up current serving as the SCL current source	I3C ^{*3}	3.00 to 3.63 V	I_{cs}	3	—	12	mA	$VCC = 3.0$ to 3.63 V $V_{in} = 0.3 \times VCC$ to $0.7 \times VCC$
		1.65 to 1.95 V						$VCC = 1.65$ to 1.95 V $V_{in} = 0.3 \times VCC$ to $0.7 \times VCC$
Input capacitance	Ports P014, P015	—	C_{in}	—	—	16	pF	$V_{bias} = 0 V$ $V_{amp} = 20 mV$ $f = 1 MHz$ $T_a = 25^\circ C$
	Ports P814/USB_DP, P815/USB_DM	—		—	—	12		
	Ports P400, P401, P409, P410, P511, P512, P708, P709, USBHS_DP, USBHS_DM, MIPI_DL0_P, MIPI_DL0_N	—		—	—	10		
	Other input pins	—		—	—	8		

Note 1. SCL0_A, SDA0_A, SCL1_A, SDA1_A, SCL2_A, SDA2_A (total 6 pins).

Note 2. This is the value when high speed high driving ability is selected in the Port Drive Capability bit in the PmnPFS register.
The selected driving ability is retained in Deep Software Standby mode.

Note 3. I3C_SCL0 (1 pin). This is the value when IIC high speed mode is selected.

Note 4. This is the value when high speed high driving ability is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_B, SCL1_B, SDA2_B, SCL2_B.

2.2.5 Operating and Standby Current

Current value of SiP Flash memory is not included in this section, refer to the datasheet of IS25WX064.




Figure 2.2 Consumption current measurement diagram (DCDC mode)

Table 2.8 Current of high-speed mode, maximum condition (MVE and peripheral operation) (DCDC mode)

Parameter			Symbol	Typ	Max		Unit	Test conditions
					95 °C	105 °C		
Supply current *1*2*6	—		I _{CC}	3.85	6.27	6.69	mA	—
	CPUCL K0 = 1 GHz CPUCL K1 = 250 MHz VSCR_ 1	VCC_DCDC ≥ 2.5 V	I _{CC_DCDC} *4	205	390	—	mA	VCC_DCDC = 3.3 V NPUCLK = 500 MHz, MRICKL = 250 MHz, MRPCLK = 125 MHz, ICLK = 250 MHz, BCLK = 125 MHz, PCLKA = 125 MHz, PCLKB = 62.5 MHz, PCLKC = 125 MHz, PCLKD = 250 MHz, PCLKE = 250 MHz
			I _{DD} *3	525	1000 *5	—		
		VCC_DCDC < 2.5 V	I _{CC_DCDC} *4	400	760	—		VCC_DCDC = 1.8 V Clock settings are the same as above
			I _{DD}	525	1000 *5	—		
	CPUCL K0 = 800 MHz CPUCL K1 = 200 MHz VSCR_ 1	VCC_DCDC ≥ 2.5 V	I _{CC_DCDC} *4	171	—	390	mA	VCC_DCDC = 3.3 V NPUCLK = 400 MHz, MRICKL = 200 MHz, MRPCLK = 100 MHz, ICLK = 200 MHz, BCLK = 100MHz, PCLKA = 100 MHz, PCLKB = 50 MHz, PCLKC = 100 MHz, PCLKD = 200 MHz, PCLKE = 200 MHz
			I _{DD} *3	438	—	1000 *5		
		VCC_DCDC < 2.5 V	I _{CC_DCDC} *4	333	—	760		VCC_DCDC = 1.8 V Clock settings are the same as above
			I _{DD}	438	—	1000 *5		
	CPUCL K0 = 600 MHz CPUCL K1 = 150 MHz VSCR_ 2	VCC_DCDC ≥ 2.5 V	I _{CC_DCDC} *4	133	313	344	mA	VCC_DCDC = 3.3 V NPUCLK = 300 MHz, MRICKL = 150 MHz, MRPCLK = 75 MHz, ICLK = 150 MHz, BCLK = 75 MHz, PCLKA = 75 MHz, PCLKB = 37.5 MHz, PCLKC = 75 MHz, PCLKD = 150 MHz, PCLKE = 150 MHz
			I _{DD} *3	348	821	901		
		VCC_DCDC < 2.5 V	I _{CC_DCDC} *4	260	612	672		VCC_DCDC = 1.8 V Clock settings are the same as above
			I _{DD}	348	821	901		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

I_{DD} Typ. = 0.25 × fCPUCLK0 + 1.05 × fCLK + 21 (unit : mA, fCPUCLK0 and fCLK are MHz)

I_{DD} Max.(VSCR_1, 95°C) = 0.22 × fCPUCLK0 + 1.19 × fCLK + 505 (unit : mA, fCPUCLK0 and fCLK are MHz)

I_{DD} Max.(VSCR_1, 105°C) = 0.22 × fCPUCLK0 + 1.19 × fCLK + 587 (unit : mA, fCPUCLK0 and fCLK are MHz)

I_{DD} Max.(VSCR_2, 95°C) = 0.22 × fCPUCLK0 + 1.34 × fCLK + 491 (unit : mA, fCPUCLK0 and fCLK are MHz)

I_{DD} Max.(VSCR_2, 105°C) = 0.22 × fCPUCLK0 + 1.34 × fCLK + 571 (unit : mA, fCPUCLK0 and fCLK are MHz)

Note 4. Typical DCDC efficiency and the voltage of the test conditions are applied.

Note 5. Do not let actual consumption current during operation exceed the current value described here.

Note 6. The power consumption is calculated as Power = VCC × I_{cc} + VCC_DCDC × I_{cc_DCDC}.

Table 2.9 Current of high-speed mode, maximum condition (MVE and peripheral operation) (External VDD mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current *1*2*5	—	I _{CC}	3.85	6.27	6.69	mA	—
	CPUCLK 0 = 1 GHz CPUCLK 1 = 250 MHz VCL = voltage range 1	I _{DD} *3	525	1000 *4	—	mA	NPUCLK = 500 MHz, MRICLK = 250 MHz, MRPCLK = 125 MHz, ICLK = 250 MHz, BCLK = 125 MHz, PCLKA = 125 MHz, PCLKB = 62.5 MHz, PCLKC = 125 MHz, PCLKD = 250 MHz, PCLKE = 250 MHz
	CPUCLK 0 = 800 MHz CPUCLK 1 = 200 MHz VCL = voltage range 1	I _{DD} *3	438	—	1000*4	mA	NPUCLK = 400 MHz, MRICLK = 200 MHz, MRPCLK = 100 MHz, ICLK = 200 MHz, BCLK = 100 MHz, PCLKA = 100 MHz, PCLKB = 50 MHz, PCLKC = 100 MHz, PCLKD = 200 MHz, PCLKE = 200 MHz
	CPUCLK 0 = 600 MHz CPUCLK 1 = 150 MHz VCL = voltage range 2	I _{DD} *3	348	821	901	mA	NPUCLK = 300 MHz, MRICLK = 150 MHz, MRPCLK = 75 MHz, ICLK = 150 MHz, BCLK = 75 MHz, PCLKA = 75 MHz, PCLKB = 37.5 MHz, PCLKC = 75 MHz, PCLKD = 150 MHz, PCLKE = 150 MHz

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

I_{DD} Typ. = 0.25 × fCPUCLK0 + 1.05 × fICLK + 21 (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VCL = voltage range 1, 95°C) = 0.22 × fCPUCLK0 + 1.19 × fICLK + 505 (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VCL = voltage range 1, 105°C) = 0.22 × fCPUCLK0 + 1.19 × fICLK + 587 (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VCL = voltage range 2, 95°C) = 0.22 × fCPUCLK0 + 1.34 × fICLK + 491 (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VCL = voltage range 2, 105°C) = 0.22 × fCPUCLK0 + 1.34 × fICLK + 571 (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 4. Do not let actual consumption current during operation exceed the current value described here.

Note 5. The power consumption is calculated as Power = VCC × I_{CC} + VCL × I_{DD}.

Table 2.10 Current of high-speed mode, maximum condition (MVE and peripheral operation), CPU0 active, CPU1 Deep Sleep (DCDC mode)

Parameter			Symbol	Typ	Max		Unit	Test conditions
					95 °C	105 °C		
Supply current *1*2*5	—		I _{CC}	3.85	6.27	6.69	mA	—
	CPUCL K0 = 1 GHz CPUCL K1 = 250 MHz VSCR_ 1	VCC_DCDC ≥ 2.5V	I _{CC_DCDC} *4	196	378	—	mA	VCC_DCDC = 3.3 V NPUCLK = 500 MHz, MRICLK = 250 MHz, MRPCLK = 125 MHz, ICLK = 250 MHz, BCLK = 125 MHz, PCLKA = 125 MHz, PCLKB = 62.5 MHz, PCLKC = 125 MHz, PCLKD = 250 MHz, PCLKE = 250 MHz CPU1 = Deep Sleep
			I _{DD} *3	504	971	—		
		VCC_DCDC < 2.5V	I _{CC_DCDC} *4	383	739	—	mA	VCC_DCDC = 1.8 V Clock settings are the same as above
			I _{DD}	504	971	—		
	CPUCL K0 = 800 MHz CPUCL K1 = 200 MHz VSCR_ 1	VCC_DCDC ≥ 2.5V	I _{CC_DCDC} *4	164	—	381	mA	VCC_DCDC = 3.3 V NPUCLK = 400 MHz, MRICLK = 200 MHz, MRPCLK = 100 MHz, ICLK = 200 MHz, BCLK = 100 MHz, PCLKA = 100 MHz, PCLKB = 50 MHz, PCLKC = 100 MHz, PCLKD = 200 MHz, PCLKE = 200 MHz CPU1 = Deep Sleep
			I _{DD} *3	421	—	977		
		VCC_DCDC < 2.5V	I _{CC_DCDC} *4	320	—	743	mA	VCC_DCDC = 1.8 V Clock settings are the same as above
			I _{DD}	421	—	977		
	CPUCL K0 = 600 MHz CPUCL K1 = 150 MHz VSCR_ 2	VCC_DCDC ≥ 2.5V	I _{CC_DCDC} *4	128	307	337	mA	VCC_DCDC = 3.3 V NPUCLK = 300 MHz, MRICLK = 150 MHz, MRPCLK = 75 MHz, ICLK = 150 MHz, BCLK = 75 MHz, PCLKA = 75 MHz, PCLKB = 37.5 MHz, PCLKC = 75 MHz, PCLKD = 150 MHz, PCLKE = 150 MHz CPU1 = Deep Sleep
			I _{DD} *3	335	803	882		
		VCC_DCDC < 2.5V	I _{CC_DCDC} *4	250	599	658	mA	VCC_DCDC = 1.8 V Clock settings are the same as above
			I _{DD}	335	803	882		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

I_{DD} Typ. = 0.25 × fCPUCLK0 + 1.05 × fICLK + 21 (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VSCR_1, 95°C) = 0.22 × fCPUCLK0 + 1.09 × fICLK + 502 (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VSCR_1, 105°C) = 0.22 × fCPUCLK0 + 1.09 × fICLK + 584 (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VSCR_2, 95°C) = 0.22 × fCPUCLK0 + 1.24 × fICLK + 488 (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VSCR_2, 105°C) = 0.22 × fCPUCLK0 + 1.24 × fICLK + 568 (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 4. Typical DCDC efficiency and the voltage of the test conditions are applied.

Note 5. The power consumption is calculated as Power = VCC × I_{CC} + VCC_DCDC × I_{CC_DCDC}.

Table 2.11 Current of high-speed mode, maximum condition (MVE and peripheral operation), CPU0 active, CPU1 Deep Sleep (External VDD mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current*1 *2*4	—	ICC	3.85	6.27	6.69	mA	—
	CPUCLK 0 = 1 GHz CPUCLK 1 = 250 MHz VCL = voltage range 1	IDD *3	504	971	—	mA	NPUCLK = 500 MHz, MRICLK = 250 MHz, MRPCLK = 125 MHz, ICLK = 250 MHz, BCLK = 125 MHz, PCLKA = 125 MHz, PCLKB = 62.5 MHz, PCLKC = 125 MHz, PCLKD = 250 MHz, PCLKE = 250 MHz CPU1 = Deep Sleep
	CPUCLK 0 = 800 MHz CPUCLK 1 = 200 MHz VCL = voltage range 1	IDD *3	421	—	977	mA	NPUCLK = 400 MHz, MRICLK = 200 MHz, MRPCLK = 100 MHz, ICLK = 200 MHz, BCLK = 100 MHz, PCLKA = 100 MHz, PCLKB = 50 MHz, PCLKC = 100 MHz, PCLKD = 200 MHz, PCLKE = 200 MHz CPU1 = Deep Sleep
	CPUCLK 0 = 600 MHz CPUCLK 1 = 150 MHz VCL = voltage range 2	IDD *3	335	803	882	mA	NPUCLK = 300 MHz, MRICLK = 150 MHz, MRPCLK = 75 MHz, ICLK = 150 MHz, BCLK = 75 MHz, PCLKA = 75 MHz, PCLKB = 37.5 MHz, PCLKC = 75 MHz, PCLKD = 150 MHz, PCLKE = 150 MHz CPU1 = Deep Sleep

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.25 \times f_{CPUCLK0} + 1.05 \times f_{ICLK} + 21$ (unit : mA, $f_{CPUCLK0}$ and f_{ICLK} are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 95°C)} = 0.22 \times f_{CPUCLK0} + 1.09 \times f_{ICLK} + 502$ (unit : mA, $f_{CPUCLK0}$ and f_{ICLK} are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 105°C)} = 0.22 \times f_{CPUCLK0} + 1.09 \times f_{ICLK} + 584$ (unit : mA, $f_{CPUCLK0}$ and f_{ICLK} are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 95°C)} = 0.22 \times f_{CPUCLK0} + 1.24 \times f_{ICLK} + 488$ (unit : mA, $f_{CPUCLK0}$ and f_{ICLK} are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 105°C)} = 0.22 \times f_{CPUCLK0} + 1.24 \times f_{ICLK} + 568$ (unit : mA, $f_{CPUCLK0}$ and f_{ICLK} are MHz)

Note 4. The power consumption is calculated as $\text{Power} = V_{CC} \times I_{CC} + V_{CL} \times I_{DD}$.

Table 2.12 Current of high-speed mode, maximum data processing (MVE operation), peripheral clock ON (DCDC mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current ^{*1*2}	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	$I_{CC_DCDC}^{*4}$	142	333	—	VCC_DCDC = 3.3 V ^{*5}
		I_{DD}^{*3}	364	856	—	
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	$I_{CC_DCDC}^{*4}$	117	—	352	
		I_{DD}^{*3}	301	—	904	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	$I_{CC_DCDC}^{*4}$	90	273	315	
		I_{DD}^{*3}	235	715	825	

Note 5. Same frequency condition is applied as in the maximum condition.

Note 4. Same frequency condition is applied as in the maximum condition.

Table 2.14 Current of high-speed mode, maximum data processing (MVE operation), CPU0 active, CPU1 Deep Sleep, peripheral clock ON (DCDC mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	$I_{CC_DCDC}^{*4}$	136	324	—	VCC_DCDC = 3.3 V CPU1 = Deep Sleep *5
		I_{DD}^{*3}	349	833	—	
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	$I_{CC_DCDC}^{*4}$	113	—	344	
		I_{DD}^{*3}	290	—	883	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	$I_{CC_DCDC}^{*4}$	86	267	308	
		I_{DD}^{*3}	224	698	807	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.25 \times f_{CPUCLK0} + 0.35 \times f_{ICLK} + 21$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_1, 95°C)} = 0.27 \times f_{CPUCLK0} + 0.40 \times f_{ICLK} + 502$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_1, 105°C)} = 0.27 \times f_{CPUCLK0} + 0.40 \times f_{ICLK} + 584$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_2, 95°C)} = 0.27 \times f_{CPUCLK0} + 0.52 \times f_{ICLK} + 488$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_2, 105°C)} = 0.27 \times f_{CPUCLK0} + 0.52 \times f_{ICLK} + 568$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 4. Typical DCDC efficiency and the voltage of the test conditions are applied.

Note 5. Same frequency condition is applied as in the maximum condition.

Table 2.15 Current of high-speed mode, maximum data processing (MVE operation), CPU0 active, CPU1 Deep Sleep, peripheral clock ON (External VDD mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I_{DD}^{*3}	349	833	—	CPU1 = Deep Sleep *4
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I_{DD}^{*3}	290	—	883	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I_{DD}^{*3}	224	698	807	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.25 \times f_{CPUCLK0} + 0.35 \times f_{ICLK} + 21$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 95°C)} = 0.27 \times f_{CPUCLK0} + 0.40 \times f_{ICLK} + 502$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 105°C)} = 0.27 \times f_{CPUCLK0} + 0.40 \times f_{ICLK} + 584$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 95°C)} = 0.27 \times f_{CPUCLK0} + 0.52 \times f_{ICLK} + 488$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 105°C)} = 0.27 \times f_{CPUCLK0} + 0.52 \times f_{ICLK} + 568$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 4. Same frequency condition is applied as in the maximum condition.

Table 2.16 Current of high-speed mode, maximum data processing, CPU0 Deep Sleep, CPU1 active, peripheral clock ON (DCDC mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	I _{DD}	126	479	—	mA CPU0 = Deep Sleep *3
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	I _{DD}	110	—	517	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	I _{DD}	91	429	497	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. Same frequency condition is applied as in the maximum condition.

Table 2.17 Current of high-speed mode, maximum data processing, CPU0 Deep Sleep, CPU1 active, peripheral clock ON (External VDD mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I _{DD}	126	479	—	mA CPU0 = Deep Sleep *3
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I _{DD}	110	—	517	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I _{DD}	91	429	497	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. Same frequency condition is applied as in the maximum condition.

Table 2.18 Current of high-speed mode, maximum data processing (MVE operation), peripheral clock OFF (DCDC mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	$I_{CC_DCDC}^{*4}$	125	323	—	VCC_DCDC = 3.3 V ^{*5}
		I_{DD}^{*3}	320	829	—	
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	$I_{CC_DCDC}^{*4}$	100	—	332	
		I_{DD}^{*3}	256	—	852	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	$I_{CC_DCDC}^{*4}$	75	299	299	
		I_{DD}^{*3}	198	689	783	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

I_{DD} Typ. = $0.24 \times f_{CPUCLK0} + 0.22 \times f_{ICLK} + 21$ (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VSCR_1, 95°C) = $0.27 \times f_{CPUCLK0} + 0.23 \times f_{ICLK} + 505$ (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VSCR_1, 105°C) = $0.27 \times f_{CPUCLK0} + 0.23 \times f_{ICLK} + 587$ (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VSCR_2, 95°C) = $0.27 \times f_{CPUCLK0} + 0.34 \times f_{ICLK} + 491$ (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VSCR_2, 105°C) = $0.27 \times f_{CPUCLK0} + 0.34 \times f_{ICLK} + 571$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 4. Typical DCDC efficiency and the voltage of the test conditions are applied.

Note 5. Same frequency condition is applied as in the maximum condition.

Table 2.19 Current of high-speed mode, maximum data processing (MVE operation), peripheral clock OFF (External VDD mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I_{DD}^{*3}	320	829	—	*4
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I_{DD}^{*3}	256	—	852	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I_{DD}^{*3}	198	689	783	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

I_{DD} Typ. = $0.24 \times f_{CPUCLK0} + 0.22 \times f_{ICLK} + 21$ (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VCL = voltage range 1, 95°C) = $0.27 \times f_{CPUCLK0} + 0.23 \times f_{ICLK} + 505$ (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VCL = voltage range 1, 105°C) = $0.27 \times f_{CPUCLK0} + 0.23 \times f_{ICLK} + 587$ (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VCL = voltage range 2, 95°C) = $0.27 \times f_{CPUCLK0} + 0.34 \times f_{ICLK} + 491$ (unit : mA, fCPUCLK0 and fICLK are MHz)

I_{DD} Max.(VCL = voltage range 2, 105°C) = $0.27 \times f_{CPUCLK0} + 0.34 \times f_{ICLK} + 571$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 4. Same frequency condition is applied as in the maximum condition.

Table 2.20 Current of high-speed mode, maximum data processing (MVE operation), CPU0 active, CPU1 Deep Sleep, peripheral clock OFF (DCDC mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz	$I_{CC_DCDC}^{*4}$	115	314	—	VCC_DCDC = 3.3 V CPU1 = Deep Sleep *5
	CPUCLK1 = 250 MHz VSCR_1	I_{DD}^{*3}	296	806	—	
	CPUCLK0 = 800 MHz	$I_{CC_DCDC}^{*4}$	95	—	324	
	CPUCLK1 = 200 MHz VSCR_1	I_{DD}^{*3}	245	—	831	
	CPUCLK0 = 600 MHz	$I_{CC_DCDC}^{*4}$	72	257	292	
	CPUCLK1 = 150 MHz VSCR_2	I_{DD}^{*3}	188	672	765	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.25 \times f_{CPUCLK0} + 0.13 \times f_{ICLK} + 21$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_1, 95°C)} = 0.27 \times f_{CPUCLK0} + 0.14 \times f_{ICLK} + 502$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_1, 105°C)} = 0.27 \times f_{CPUCLK0} + 0.14 \times f_{ICLK} + 584$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_2, 95°C)} = 0.27 \times f_{CPUCLK0} + 0.24 \times f_{ICLK} + 488$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_2, 105°C)} = 0.27 \times f_{CPUCLK0} + 0.24 \times f_{ICLK} + 568$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 4. Typical DCDC efficiency and the voltage of the test conditions are applied.

Note 5. Same frequency condition is applied as in the maximum condition.

Table 2.21 Current of high-speed mode, maximum data processing (MVE operation), CPU0 active, CPU1 Deep Sleep, peripheral clock OFF (External VDD mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I_{DD}^{*3}	296	806	—	CPU1 = Deep Sleep *4
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I_{DD}^{*3}	245	—	831	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I_{DD}^{*3}	188	672	765	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. I_{DD} depends on f (CPUCLK0 and ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.25 \times f_{CPUCLK0} + 0.13 \times f_{ICLK} + 21$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 95°C)} = 0.27 \times f_{CPUCLK0} + 0.14 \times f_{ICLK} + 502$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 105°C)} = 0.27 \times f_{CPUCLK0} + 0.14 \times f_{ICLK} + 584$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 95°C)} = 0.27 \times f_{CPUCLK0} + 0.24 \times f_{ICLK} + 488$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$$I_{DD} \text{ Max. (VCL = voltage range 2, 105}^\circ\text{C)} = 0.27 \times f_{CPUCLK0} + 0.24 \times f_{iCLK} + 568 \text{ (unit : mA, } f_{CPUCLK0} \text{ and } f_{iCLK} \text{ are MHz)}$$

Note 4. Same frequency condition is applied as in the maximum condition.

Table 2.22 Current of high-speed mode, maximum data processing, CPU0 Deep Sleep, CPU1 active, peripheral clock OFF (DCDC mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	I _{DD}	74	418	—	mA	CPU0 = Deep Sleep *3
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	I _{DD}	65	—	473		
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	I _{DD}	54	386	454		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. Same frequency condition is applied as in the maximum condition.

Table 2.23 Current of high-speed mode, maximum data processing, CPU0 Deep Sleep, CPU1 active, peripheral clock OFF (External VDD mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current *1*2	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I _{DD}	74	418	—	mA	CPU0 = Deep Sleep *3
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I _{DD}	65	—	473		
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I _{DD}	54	386	454		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions and peripherals being operated. This does not include the BGO operation.

Note 3. Same frequency condition is applied as in the maximum condition.

Table 2.24 Current of high-speed mode, CPU Sleep mode (DCDC mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*3*4	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	I_{DD}^{*2}	57	527	—	mA
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	I_{DD}^{*2}	51	—	604	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	I_{DD}^{*2}	42	498	592	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. I_{DD} depends on f (ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.02 \times f\text{CPUCLK0} + 0.06 \times f\text{ICLK} + 57$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_1, 95°C)} = 0.02 \times f\text{CPUCLK0} + 0.01 \times f\text{ICLK} + 505$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_1, 105°C)} = 0.02 \times f\text{CPUCLK0} + 0.01 \times f\text{ICLK} + 587$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_2, 95°C)} = 0.02 \times f\text{CPUCLK0} + 0.05 \times f\text{ICLK} + 491$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_2, 105°C)} = 0.02 \times f\text{CPUCLK0} + 0.05 \times f\text{ICLK} + 571$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 3. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 4. NPUCLK, MRICLK, MRPCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE and BCLK are set to divided by 64.

Table 2.25 Current of high-speed mode, CPU Sleep mode (External VDD mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*3*4	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I_{DD}^{*2}	57	527	—	mA
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I_{DD}^{*2}	51	—	604	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I_{DD}^{*2}	42	498	592	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. I_{DD} depends on f (ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.02 \times f\text{CPUCLK0} + 0.06 \times f\text{ICLK} + 57$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 95°C)} = 0.02 \times f\text{CPUCLK0} + 0.01 \times f\text{ICLK} + 505$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 105°C)} = 0.02 \times f\text{CPUCLK0} + 0.01 \times f\text{ICLK} + 587$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 95°C)} = 0.02 \times f\text{CPUCLK0} + 0.05 \times f\text{ICLK} + 491$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 105°C)} = 0.02 \times f\text{CPUCLK0} + 0.05 \times f\text{ICLK} + 571$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 3. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 4. NPUCLK, MRICLK, MRPCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE and BCLK are set to divided by 64.

Table 2.26 Current of high-speed mode, CPU0 Sleep, CPU1 Deep Sleep (DCDC mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*3*4	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	I_{DD}^{*2}	55	518	—	mA CPU1 = Deep Sleep
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	I_{DD}^{*2}	49	—	594	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	I_{DD}^{*2}	41	490	583	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. I_{DD} depends on f (ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.02 \times f\text{CPUCLK0} + 0.05 \times f\text{ICLK} + 55$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_1, 95°C)} = 0.004 \times f\text{CPUCLK0} + 0.03 \times f\text{ICLK} + 502$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_1, 105°C)} = 0.004 \times f\text{CPUCLK0} + 0.03 \times f\text{ICLK} + 584$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_2, 95°C)} = 0.004 \times f\text{CPUCLK0} + 0.09 \times f\text{ICLK} + 488$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VSCR_2, 105°C)} = 0.004 \times f\text{CPUCLK0} + 0.09 \times f\text{ICLK} + 568$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 3. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 4. NPUCLK, MRICLK, MRPCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE and BCLK are set to divided by 64.

Table 2.27 Current of high-speed mode, CPU0 Sleep, CPU1 Deep Sleep (External VDD mode)

Parameter	Symbol	Typ	Max		Unit	Test conditions
			95 °C	105 °C		
Supply current *1*3*4	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I_{DD}^{*2}	55	518	—	mA CPU1 = Deep Sleep
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I_{DD}^{*2}	49	—	594	
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I_{DD}^{*2}	41	490	583	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. I_{DD} depends on f (ICLK) as follows.

$I_{DD} \text{ Typ.} = 0.02 \times f\text{CPUCLK0} + 0.05 \times f\text{ICLK} + 55$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 95°C)} = 0.004 \times f\text{CPUCLK0} + 0.03 \times f\text{ICLK} + 502$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 1, 105°C)} = 0.004 \times f\text{CPUCLK0} + 0.03 \times f\text{ICLK} + 584$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 95°C)} = 0.004 \times f\text{CPUCLK0} + 0.09 \times f\text{ICLK} + 488$ (unit : mA, fCPUCLK0 and fICLK are MHz)

$I_{DD} \text{ Max. (VCL = voltage range 2, 105°C)} = 0.004 \times f\text{CPUCLK0} + 0.09 \times f\text{ICLK} + 568$ (unit : mA, fCPUCLK0 and fICLK are MHz)

Note 3. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 4. NPUCLK, MRICLK, MRPCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE and BCLK are set to divided by 64.

Table 2.28 Current of high-speed mode, CPU0 Deep Sleep, CPU1 Sleep (DCDC mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current *1*2*3	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	I _{DD}	33	385	—	mA	CPU0 = Deep Sleep
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	I _{DD}	30	—	432		
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	I _{DD}	26	360	429		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 3. NPUCLK, MRICKL, MRPCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE and BCLK are set to divided by 64.

Table 2.29 Current of high-speed mode, CPU0 Deep Sleep, CPU1 Sleep (External VDD mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current *1*2*3	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I _{DD}	33	385	—	mA	CPU0 = Deep Sleep
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I _{DD}	30	—	432		
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I _{DD}	26	360	429		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 3. NPUCLK, MRICKL, MRPCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE and BCLK are set to divided by 64.

Table 2.30 Current of high-speed mode, CPU Deep Sleep mode (DCDC mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current *1*2*3	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VSCR_1	I _{DD}	33	369	—	mA	—
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VSCR_1	I _{DD}	31	—	423		
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VSCR_2	I _{DD}	28	353	421		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 3. NPUCLK, MRICKL, MRPCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE and BCLK are set to divided by 64.

Table 2.31 Current of high-speed mode, CPU Deep Sleep mode (External VDD mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current *1*2*3	CPUCLK0 = 1 GHz CPUCLK1 = 250 MHz VCL = voltage range 1	I _{DD}	33	369	—	mA	—
	CPUCLK0 = 800 MHz CPUCLK1 = 200 MHz VCL = voltage range 1	I _{DD}	31	—	423		
	CPUCLK0 = 600 MHz CPUCLK1 = 150 MHz VCL = voltage range 2	I _{DD}	28	353	421		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 3. NPUCLK, MRICKL, MRPCLK, ICLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE and BCLK are set to divided by 64.

Table 2.32 Current increase during BGO operation(Programming of MRAM OTP) (DCDC mode and External VDD mode)

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current*1	normal speed write mode	I _{CC}	—	—	20	mA	VCC ≥ 1.62V
		I _{DD}	—	—	0.50		
	high speed write mode 0	I _{CC}	—	—	25		VCC ≥ 2.5V
		I _{DD}	—	—	0.5		
	high speed write mode 1	I _{CC}	—	—	80		VCC ≥ 3.0V
		I _{DD}	—	—	0.5		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Table 2.33 Standby current (DCDC mode) (1 of 3)

Parameter				Symbol	Typ	Max		Unit	Test conditions
						95 °C	105 °C		
Supply current*1	Software Standby mode	SS2LP_0	SVSCR_1	Data of SRAM and TCM is retained	I _{CC_DCDC}	2.67	54.24	62.23	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	2.44	52.53	59.86	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)
			SVSCR_2	Data of SRAM and TCM is retained	I _{CC_DCDC}	2.52	51.58	59.19	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	2.33	50.03	57.09	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)
			SVSCR_3	Data of SRAM and TCM is retained	I _{CC_DCDC}	1.68	37.85	43.60	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	1.60	36.87	42.22	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)
			SVSCR_4	Data of SRAM and TCM is retained	I _{CC_DCDC}	1.47	32.41	38.22	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	1.42	31.61	37.07	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)
			SVSCR_5	Data of SRAM and TCM is retained	I _{CC_DCDC}	1.28	29.69	34.28	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	1.24	29.03	33.32	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)

Table 2.33 Standby current (DCDC mode) (2 of 3)

Parameter					Symbol	Typ	Max		Unit	Test conditions			
							95 °C	105 °C					
Supply current*1	Software Standby mode	SS2LP_1	SVSCR_2	Data of SRAM and TCM is retained	I _{CC_DCDC}	2.12	43.32	49.71	mA	VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)			
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	1.95	42.01	47.94		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)			
			SVSCR_3	Data of SRAM and TCM is retained	I _{CC_DCDC}	1.40	31.70	36.52		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)			
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	1.34	30.88	35.36		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)			
			SVSCR_4	Data of SRAM and TCM is retained	I _{CC_DCDC}	1.22	26.41	31.14		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)			
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	1.18	25.76	30.20		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)			
			SVSCR_5	Data of SRAM and TCM is retained	I _{CC_DCDC}	1.06	24.15	27.89		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 1 (n = 0 to 12) PDRAMSCR1.RKEEPn = 1 (n = 0, 1)			
				Data of SRAM and TCM is not retained	I _{CC_DCDC}	1.03	23.62	27.11		VCC_DCDC = 3.3 V PDRAMSCR0.RKEEPn = 0 (n = 0 to 12) PDRAMSCR1.RKEEPn = 0 (n = 0, 1)			
			Supply current*1	Deep Software Standby mode 1			I _{CC}	10.04		207	297	μA	—
							I _{CC_DCDC}	0.16		0.85	1.24		—
Increase when the function is activated	PVDn (n = 0 to 2, 4, 5) or Battery power supply switch	I _{CC}				See Table 2.36			—				
	When the LOCO is in use					2.46	—	—	—				
	Crystal oscillator and RTC					See Table 2.37			—				
	IWDI and ULPT (all units) are operating					1.58	—	—	—				

Table 2.33 Standby current (DCDC mode) (3 of 3)

Parameter				Symbol	Typ	Max		Unit	Test conditions
						95 °C	105 °C		
Supply current ^{*1}	Deep Software Standby mode 2			I _{CC}	3.04	98	122	μA	—
				I _{CC_DCDC}	0.16	0.85	1.24		—
		Increase when the function is activated	PVDn (n = 0 to 2, 4, 5) or Battery power supply switch	I _{CC}	See Table 2.36				—
			Crystal oscillator and RTC		See Table 2.37				—
	Deep Software Standby mode 3			I _{CC}	2.78	97	121		—
				I _{CC_DCDC}	0.16	0.85	1.24		—
		Increase when the function is activated	Crystal oscillator and RTC	I _{CC}	See Table 2.37				—
	Supply current ^{*1}	RTC operating while VCC is off (with the battery backup function, only the RTC operate)	When a crystal oscillator with low power mode 3 is in use		I _{VBAT}	0.53	—		—
0.82						—	—	VBATT = 3.3 V, VCC = 0 V	
When a crystal oscillator with low power mode 2 is in use			0.63	—		—	VBATT = 1.8 V, VCC = 0 V		
			0.94	—		—	VBATT = 3.3 V, VCC = 0 V		
When a crystal oscillator with low power mode 1 is in use			0.73	—		—	VBATT = 1.8 V, VCC = 0 V		
			1.03	—		—	VBATT = 3.3 V, VCC = 0 V		
When a crystal oscillator with standard mode is in use			0.99	—		—	VBATT = 1.8 V, VCC = 0 V		
			1.29	—		—	VBATT = 3.3 V, VCC = 0 V		
When EXCIN is in use			0.30	—		—	VBATT = 1.8 V, VCC = 0 V		
			0.52	—		—	VBATT = 3.3 V, VCC = 0 V		
Increase when the function is activated			RTCICn (n = 0 to 2) input is in use per channel	0.01		—	—	VBATT = 1.8 V, VCC = 0 V	
				0.01		—	—	VBATT = 3.3 V, VCC = 0 V	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Table 2.34 Coremark and normal mode current, CPU0 active, CPU1 Deep Sleep. (DCDC mode and External VDD mode)

Parameter				Symbol	Typ	Max		Unit	Test conditions
						95 °C	105 °C		
Supply current ^{*1*2}	CPUCLK0 = 1 GHz VSCR_1 VCL = voltage range 1	Coremark	Cache on	I _{DD}	151	—	—	μA/ MH z	CPU1 = Deep Sleep NPU and Graphics and ESWM power domain off CPUCLK1 = 250 MHz, NPUCLK = 500 MHz, MRICLK = 250 MHz, MRPCLK = 15.6 MHz, ICLK = 250 MHz, PCLKA = 15.6 MHz, PCLKB = 15.6 MHz, PCLKC = 15.6 MHz, PCLKD = 15.6 MHz, PCLKE = 15.6 MHz, BCLK = 15.6 MHz
			Cache off, executing from ITCM		143	—	—		
			Cache off, executing from SRAM		92	—	—		
			Cache off, executing from MRAM		104	—	—		
		Normal mode	All peripheral disabled, Cache on, while (1) code		118	—	—		
			All peripheral disabled, Cache off, while (1) code executing from MRAM		121	—	—		
	CPUCLK0 = 800 MHz VSCR_1 VCL = voltage range 1	Coremark	Cache on		157	—	—	μA/ MH z	CPU1 = Deep Sleep NPU and Graphics and ESWM power domain off CPUCLK1 = 200 MHz, NPUCLK = 400 MHz, MRICLK = 200 MHz, MRPCLK = 12.5 MHz, ICLK = 200 MHz, PCLKA = 12.5 MHz, PCLKB = 12.5 MHz, PCLKC = 12.5 MHz, PCLKD = 12.5 MHz, PCLKE = 12.5 MHz, BCLK = 12.5 MHz
			Cache off, executing from ITCM		149	—	—		
			Cache off, executing from SRAM		98	—	—		
			Cache off, executing from MRAM		111	—	—		
		Normal mode	All peripheral disabled, Cache on, while (1) code		124	—	—		
			All peripheral disabled, Cache off, while (1) code executing from MRAM		127	—	—		
	CPUCLK0 = 600 MHz VSCR_2 VCL = voltage range 2	Coremark	Cache on		164	—	—	μA/ MH z	CPU1 = Deep Sleep NPU and Graphics and ESWM power domain off CPUCLK1 = 150 MHz, NPUCLK = 300 MHz, MRICLK = 150 MHz, MRPCLK = 9.4 MHz, ICLK = 150 MHz, PCLKA = 9.4 MHz, PCLKB = 9.4 MHz, PCLKC = 9.4 MHz, PCLKD = 9.4 MHz, PCLKE = 9.4 MHz, BCLK = 9.4 MHz
			Cache off, executing from ITCM		156	—	—		
			Cache off, executing from SRAM		106	—	—		
			Cache off, executing from MRAM		119	—	—		
		Normal mode	All peripheral disabled, Cache on, while (1) code		131	—	—		
			All peripheral disabled, Cache off, while (1) code executing from MRAM		135	—	—		

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Table 2.35 Coremark and normal mode current, CPU0 Deep Sleep, CPU1 active. (DCDC mode and External VDD mode)

Parameter				Symbol	Typ	Max		Unit	Test conditions
						95 °C	105 °C		
Supply current ^{*1*2}	CPUCLK1 = 250 MHz VSCR_1 VCL = voltage range 1	Coremark	Cache on	I _{DD}	54	—	—	μA/ MH z	CPU0 = Deep Sleep NPU and Graphics and ESWM power domain off CPUCLK0 = 1 GHz, NPUCLK = 500 MHz, MRICKL = 250 MHz, MRPCLK = 15.6 MHz, ICLK = 250 MHz, PCLKA = 15.6 MHz, PCLKB = 15.6 MHz, PCLKC = 15.6 MHz, PCLKD = 15.6 MHz, PCLKE = 15.6 MHz, BCLK = 15.6 MHz
			Cache off, executing from ITCM		49	—	—		
			Cache off, executing from SRAM		49	—	—		
			Cache off, executing from MRAM		67	—	—		
		Normal mode	All peripheral disabled, Cache on, while (1) code		50	—	—		
			All peripheral disabled, Cache off, while (1) code executing from MRAM		66	—	—		
	CPUCLK1 = 200 MHz VSCR_1 VCL = voltage range 1	Coremark	Cache on	47	—	—	μA/ MH z	CPU0 = Deep Sleep NPU and Graphics and ESWM power domain off CPUCLK0 = 800MHz, NPUCLK = 400 MHz, MRICKL = 200 MHz, MRPCLK = 12.5 MHz, ICLK = 200 MHz, PCLKA = 12.5 MHz, PCLKB = 12.5 MHz, PCLKC = 12.5 MHz, PCLKD = 12.5 MHz, PCLKE = 12.5 MHz, BCLK = 12.5 MHz	
			Cache off, executing from ITCM	44	—	—			
			Cache off, executing from SRAM	43	—	—			
			Cache off, executing from MRAM	60	—	—			
		Normal mode	All peripheral disabled, Cache on, while (1) code	44	—	—			
			All peripheral disabled, Cache off, while (1) code executing from MRAM	59	—	—			
	CPUCLK1 = 150 MHz VSCR_2 VCL = voltage range 2	Coremark	Cache on	40	—	—	μA/ MH z	CPU0 = Deep Sleep NPU and Graphics and ESWM power domain off CPUCLK0 = 600MHz, NPUCLK = 300 MHz, MRICKL = 150 MHz, MRPCLK = 9.4 MHz, ICLK = 150 MHz, PCLKA = 9.4 MHz, PCLKB = 9.4 MHz, PCLKC = 9.4 MHz, PCLKD = 9.4 MHz, PCLKE = 9.4 MHz, BCLK = 9.4 MHz	
			Cache off, executing from ITCM	37	—	—			
			Cache off, executing from SRAM	37	—	—			
			Cache off, executing from MRAM	49	—	—			
		Normal mode	All peripheral disabled, Cache on, while (1) code	38	—	—			
			All peripheral disabled, Cache off, while (1) code executing from MRAM	49	—	—			

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Table 2.36 Increase when the PVD1, PVD2, PVD4, PVD5 or Battery power supply switch is enabled in Deep Software Standby mode 1 and 2.

Parameter		Symbol	Typ	Max		Unit	Test conditions
				95 °C	105 °C		
Supply current	Common circuit when enabling PVDn (n=1, 2, 4, 5) or disabling low power consumption function of PVD0 for the battery power supply switch control (OFS1(_SEC).PVDLPSEL=1) in Deep Software Standby mode 1	I _{CC}	4.00	—	—	μA	—
	Common circuit when enabling PVDn (n=1, 2, 4, 5) or disabling low power consumption function of PVD0 for the battery power supply switch control (OFS1(_SEC).PVDLPSEL=1) in Deep Software Standby mode 2		4.00	—	—		—
	PVD1 enabled		2.00	—	—		—
	PVD2 enabled		2.00	—	—		—
	PVD4 enabled		2.00	—	—		—
	PVD5 enabled		2.00	—	—		—
	Battery power supply switch enabled with following conditions.*1 Battery power supply switch enable (VBTBPCR1.BPWSWSTP=0), and low power consumption function of PVD0 select at Deep Software Standby mode disable (OFS1(_SEC).PVDLPSEL=1).		2.00	—	—		—

Note 1. Consumption current is not increased in other condition.

Table 2.37 Increase when the sub-clock oscillator and RTC are enabled in Deep Software Standby mode 1, 2 and 3.

Parameter			Symbol	Typ	Max		Unit	Test conditions
					95 °C	105 °C		
Supply current	When a crystal oscillator is in use	Low Power mode 3	I _{CC}	0.31	—	—	μA	—
		Low Power mode 2		0.43	—	—		—
		Low Power mode 1		0.52	—	—		—
		Standard mode		0.78	—	—		—
	RTC is operating			0.30	—	—		—

Table 2.38 Inrush current

Parameter				Symbol	Typ	Max		Unit	Test conditions
						95 °C	105 °C		
Supply current	Inrush current on Cold Start		Inrush current of VCC_DCDC*1	I _{RUSH}	—	1330	1330	mA	—
	Inrush current on returning from deep software standby mode	DPSBYCR.DCS SMODE=1			—	1270	1270		—
		DPSBYCR.DCS SMODE=2			—	1170	1170		—
		DPSBYCR.DCS SMODE=3			—	1160	1160		—

Note 1. Reference value

Table 2.39 Operating current (Analog) (1 of 2)

Parameter				Symbol	Typ	Max		Unit	Test conditions
						95 °C	105 °C		
Supply current*1	Oscillator	Main clock oscillator		I _{CC}	0.65	—	—	mA	MOMCR.MODRV0[2:0] = 000b
					0.76	—	—	mA	MOMCR.MODRV0[2:0] = 011b
					0.88	—	—	mA	MOMCR.MODRV0[2:0] = 101b
	Analog power supply current	During 16-bit A/D conversion	SAR mode, Oversampling mode and Hybrid mode	A _I CC	2.4	3.2	3.2	mA	—
			SAR mode and Hybrid mode		3.9	5.1	5.1	mA	—
		ACMPHS(1unit)			99	192	192	μA	—
		Temperature sensor			0.1	0.2	0.2	mA	—
		During D/A conversion (per unit)			1.2	1.6	1.6	mA	—
		Waiting for A/D, D/A conversion (all units)			3.4	4.1	4.1	mA	—
		ADC16H, DAC12 in standby modes (all units)*2			1	16.0	22.4	μA	—
		Reference power supply current (VREFH0)	During 16-bit A/D conversion (unit 0)		SAR mode	A _I REFH0	70	120	120
	Oversampling mode and Hybrid mode			200	310		310	μA	—
	Waiting for 12-bit A/D conversion (unit 0)		8.21	14.00	14.00		μA	—	
	ADC16H in standby modes (unit 0)		0.01	0.12	0.14		μA	—	
	Reference power supply current (VREFH)	During 16-bit A/D conversion (unit 1)	SAR mode	A _I REFH	70	120	120	μA	—
			Oversampling mode and Hybrid mode		200	310	310	μA	—
		During D/A conversion (per unit)			29	41.0	41.0	μA	—
		Waiting for 16-bit A/D (unit 1), D/A (all units) conversion			8	14	14	μA	—
		ADC16H in standby modes (unit 1)			0.1	0.1	0.2	μA	—

Table 2.39 Operating current (Analog) (2 of 2)

Parameter				Symbol	Typ	Max		Unit	Test conditions
						95 °C	105 °C		
Supply current*1	USB operating current	Low speed	USBFS	I _{CCUSBLS}	2.9	4.0	4.0	mA	VCC_USB
			USBHS		11.51	14.6	14.6	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 0)
			USBHS		5.04	6.8	6.8	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 1)
		Full speed	USBFS	I _{CCUSBFS}	4.0	4.7	4.7	mA	VCC_USB
			USBHS		12.45	14.7	14.7	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 0)
			USBHS		5.98	6.9	6.9	mA	VCC_USBHS = AVCC_USBHS (PHYSET.HSEB = 1)
		High speed	USBHS	I _{CCUSBHS}	45.71	55.3	55.3	mA	VCC_USBHS = AVCC_USBHS
		Standby mode (direct power down)	USBHS	I _{CCUSBSBY}	0.89	11.4	11.4	μA	VCC_USBHS = AVCC_USBHS
		MIPI operating current	CSI_ULP		I _{CC18MIPI}	0.02	0.04	0.04	mA
	CSI-LP		0.5	0.6		0.6	mA	2 lanes PLL=OFF	
	CSI-HS		2.7	4.0		4.1	mA	2 lanes 720Mbps	
	DSI_ULP1		4.4	5.9		6.7	mA	2 lanes PLL=OFF	
	DSI_ULP2		4.4	5.9		6.7	mA	2 lanes PLL=ON	
	DSI-LP		4.7	6.5		7.2	mA	2 lanes CL=60pF	
	DSI-HS		13.3	18.3		18.6	mA	2 lanes 720Mbps	
	Standby		0.001	0.2		0.2	mA	—	
	CSI_ULP		I _{CCMIPI}	5.5	6.3	6.7	mA	2 lanes PLL=OFF	
	CSI-LP			5.5	6.3	6.7	mA	2 lanes PLL=OFF	
	CSI-HS			13.2	15.3	18.2	mA	2 lanes 720Mbps	
	DSI_ULP1			5.4	5.7	6.8	mA	2 lanes PLL=OFF	
	DSI_ULP2			6.9	7.9	9.7	mA	2 lanes PLL=ON	
	DSI-LP			6.9	9.1	9.7	mA	2 lanes	
	DSI-HS			8.2	9.6	11.5	mA	2 lanes 720Mbps	
	Standby			0.001	0.1	0.1	mA	—	

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD21 (16-Bit A/D Converter Module Stop bit) is in the module-stop state.




Figure 2.3 Temperature dependency in Software Standby mode (ICC_DCDC , $SS2LP_0$, $SVSCR_1$) (reference data)




Figure 2.4 Temperature dependency in Software Standby mode (ICC_DCDC , $SS2LP_0$, $SVSCR_5$) (reference data)




Figure 2.5 Temperature dependency in Software Standby mode (ICC_DCDC , $SS2LP_1$, $SVSCR_2$) (reference data)




Figure 2.6 Temperature dependency in Software Standby mode (ICC_DCDC , $SS2LP_1$, $SVSCR_5$) (reference data)




Figure 2.7 Temperature dependency in Deep Software Standby mode 1 (reference data)




Figure 2.8 Temperature dependency in Deep Software Standby mode 2 (reference data)




Figure 2.9 Temperature dependency in Deep Software Standby mode 3 (reference data)




Figure 2.10 Software Standby current per SRAM state (ICC_DCDC, SS2LP_0, SVSCR_1) (reference data)




Figure 2.11 Software Standby current per SRAM state (ICC_DCDC, SS2LP_0, SVSCR_2) (reference data)




Figure 2.12 Software Standby current per SRAM state (ICC_DCDC, SS2LP_0, SVSCR_3) (reference data)




Figure 2.13 Software Standby current per SRAM state (ICC_DCDC, SS2LP_0, SVSCR_4) (reference data)




Figure 2.14 Software Standby current per SRAM state (ICC_DCDC, SS2LP_0, SVSCR_5) (reference data)




Figure 2.15 Software Standby current per SRAM state (ICC_DCDC, SS2LP_1, SVSCR_2) (reference data)




Figure 2.16 Software Standby current per SRAM state (ICC_DCDC, SS2LP_1, SVSCR_3) (reference data)




Figure 2.17 Software Standby current per SRAM state (ICC_DCDC, SS2LP_1, SVSCR_4) (reference data)




Figure 2.18 Software Standby current per SRAM state (ICC_DCDC, SS2LP_1, SVSCR_5) (reference data)

The more practical I_{CC_DCDC} value can be obtained with the following formula.

$$I_{CC_DCDC} = (I_{DD} \times V_{CL}) / (V_{CC_DCDC} \times \text{efficiency})$$

Where: V_{CL} and V_{CC} are the voltage of V_{CL} pin and V_{CC} pin respectively, and efficiency is shown in the following figures.




Figure 2.19 Typical DCDC efficiency (%) vs load current (A) in High-speed mode and Software Standby mode (SSCR1.SS2LP = SS2LP_1), Tj = 25 °C




Figure 2.20 Typical DCDC efficiency (%) vs load current (A) in High-speed mode and Software Standby mode (SSCR1.SS2LP = SS2LP_0), Tj = 105 °C




Figure 2.21 Typical DCDC efficiency (%) vs load current (A) in Software Standby mode (SSCR1.SS2LP = SS2LP_1), Tj = 25 °C




Figure 2.22 Typical DCDC efficiency (%) vs load current (A) in Software Standby mode (SSCR1.SS2LP = SS2LP_1), Tj = 105 °C

2.2.6 VCC Rise and Fall Gradient and Ripple Frequency

Table 2.40 VCC rise and fall gradient characteristics at power on/off

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
VCC rising gradient at power on ^{*1}		SrVCC	0.0084	—	20	ms/V	—
VCC falling gradient at power off	VBATT function is disabled ^{*1}	SfVCC1	0.0084	—	—	ms/V	—
	VBATT function is enabled.	SfVCC2	1.0000	—	—	—	—

Note 1. In case the VCC voltage crosses V_{POR1}

Table 2.41 VCC ripple frequency and gradient characteristics during operation

The ripple voltage must meet the allowable ripple frequency $f_{r(VCC)}$ within the range between the VCC upper limit (3.63 V) and lower limit (1.62 V). When the VCC change exceeds $VCC \pm 10\%$, the allowable voltage change rising and falling gradient $dt/dVCC$ must be met.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Allowable ripple frequency	$f_{r(VCC)}$	—	—	10	kHz	Figure 2.23 $V_{r(VCC)} \leq VCC \times 0.2$
		—	—	1	MHz	Figure 2.23 $V_{r(VCC)} \leq VCC \times 0.08$
		—	—	10	MHz	Figure 2.23 $V_{r(VCC)} \leq VCC \times 0.06$
Allowable voltage change rising and falling gradient	$dt/dVCC^{*1}$	1.0	—	—	ms/V	When VCC change exceeds $VCC \pm 10\%$

Note 1. In case the VCC voltage does not cross V_{POR1} .




Figure 2.23 Ripple waveform




Figure 2.24 VCC rising and falling waveform

2.2.7 Thermal Characteristics

Maximum value of junction temperature (T_j) must not exceed the value of [section 2.2.1. \$T_j/T_a\$ Definition](#).

T_j is calculated by either of the following equations.

- $T_j = T_a + \theta_{ja} \times \text{Total power consumption}$
- $T_j = T_t + \Psi_{jt} \times \text{Total power consumption}$
 - T_j : Junction Temperature ($^{\circ}\text{C}$)
 - T_a : Ambient Temperature ($^{\circ}\text{C}$)
 - T_t : Top Center Case Temperature ($^{\circ}\text{C}$)
 - θ_{ja} : Thermal Resistance of “Junction”-to-“Ambient” ($^{\circ}\text{C}/\text{W}$)
 - Ψ_{jt} : Thermal Resistance of “Junction”-to-“Top Center Case” ($^{\circ}\text{C}/\text{W}$)
- Total power consumption = Voltage $\times$ (Leakage current + Dynamic current)
- Leakage current of IO = $\Sigma (I_{OL} \times V_{OL}) / \text{Voltage} + \Sigma (|I_{OH}| \times |V_{CC} - V_{OH}|) / \text{Voltage}$
- Dynamic current of IO = $\Sigma \text{IO} (C_{in} + C_{load}) \times \text{IO switching frequency} \times \text{Voltage}$
 - C_{in} : Input capacitance
 - C_{load} : Output capacitance

Regarding θ_{ja} and Ψ_{jt} , see [Table 2.42](#).

Table 2.42 Thermal Resistance

Parameter	Package	Symbol	Value*1	Unit	Test conditions
Thermal Resistance	224-pin BGA (PLBG0224J?-A)	θ_{ja}	21	$^{\circ}\text{C}/\text{W}$	JESD 51-2 and 51-9 compliant
	289-pin BGA (PLBG0289J?-A)		20		
	224-pin BGA (PLBG0224J?-A)	Ψ_{jt}	0.3	$^{\circ}\text{C}/\text{W}$	JESD 51-2 and 51-9 compliant
	289-pin BGA (PLBG0289J?-A)		0.3		

Note 1. The values are reference values when the 4-layer board is used. Thermal resistance depends on the number of layers or size of the board. For details, see the JEDEC standards.

2.2.7.1 Calculation Guide of Maximum Current

Table 2.43 Power consumption of each unit (DCDC mode) (1 of 3)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Symbol	Frequency [MHz]	Current [μ A/MHz]	Current [mA]	Condition
Leakage current	Analog	Regulator and Leak* ¹	Tj = 75°C	I _{CC}	—	—	2.03	—
			Tj = 85°C		—	—	2.22	
			Tj = 95°C		—	—	2.51	
			Tj = 105°C		—	—	2.91	
			Tj = 75°C	I _{CC_DCDC}	—	—	149	VCC_DCDC = 3.3 V, High speed mode, PDCTRG0. PDDE = 0, PDCTRG1. PDDE = 0, PDCTRG2. PDDE = 0
			Tj = 85°C		—	—	172	
			Tj = 95°C		—	—	198	
			Tj = 105°C		—	—	230	
			Tj = 75°C		—	—	289	VCC_DCDC = 1.8 V, High speed mode, PDCTRG0. PDDE = 0, PDCTRG1. PDDE = 0, PDCTRG2. PDDE = 0
			Tj = 85°C		—	—	334	
			Tj = 95°C		—	—	385	
			Tj = 105°C		—	—	448	
			Tj = 75°C	I _{DD}	—	—	380	VSCR_1 PDCTRG0. PDDE = 0, PDCTRG1. PDDE = 0, PDCTRG2. PDDE = 0
			Tj = 85°C		—	—	439	
			Tj = 95°C		—	—	505	
			Tj = 105°C		—	—	587	
Dynamic current	CPU0	Operation with Cache	CoreMark	I _{DD}	1000	145	144	CPUCLK0 = 1000 MHz VSCR_1
	CPU1	Operation with Cache	CoreMark		250	166	41	CPUCLK1 = 250 MHz VSCR_1
	Peripheral Unit	Timer	RTC		62.5	1.229	0.077	VSCR_1
			GPT32 (14ch)* ²		125	65.123	8.140	
			POEG (4 Groups)* ²		62.5	1.539	0.096	
			PDG (4ch)* ²		125	47.465	5.933	
			AGT (2ch)* ²		62.5	1.518	0.095	
			ULPT (2ch)* ²		62.5	2.373	0.148	
			WDT0		62.5	0.437	0.027	
			WDT1		62.5	0.446	0.028	
			IWDT		62.5	0.014	0.001	

Table 2.43 Power consumption of each unit (DCDC mode) (2 of 3)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Symbol	Frequency [MHz]	Current [μ A/MHz]	Current [mA]	Condition
Dynamic current	Peripheral Unit	Communication interfaces	ESWM	I _{DD}	125	294.026	36.753	VSCR_1
			USBFS		62.5	7.495	0.468	
			USBHS		125	67.424	8.428	
			SCI (10ch)*2		125	32.336	4.042	
			IIC (3ch)*2		62.5	3.722	0.233	
			I3C		125	9.883	1.235	
			CANFD (2ch)*2		125	6.025	0.753	
			SPI (2ch)*2		125	11.36	1.420	
			OSPI (2ch)*2		62.5	100.8	6.300	
			SSIE (2ch)*2		62.5	7.89	0.493	
			SDHI (2ch)*2		62.5	9.858	0.616	
			PDMIF		62.5	1.939	0.121	
		Analog	ADC16H (2 units)*2		125	66.267	8.283	VSCR_1
			DAC12 (2ch)*2		62.5	0.325	0.020	
			TSN		62.5	0.115	0.007	
			ACMPHS (4ch)*2		62.5	0.173	0.011	
		Human machine interfaces	GLCDC		125	24.865	3.108	VSCR_1
			DRW		250	25.962	6.490	
			MIPI DSI		125	32.939	4.117	
			MIPI CSI		125	49.055	6.132	
			VIN		125	68.358	8.545	
			CEU		125	18.383	2.298	
		Event link	ELC		62.5	5.075	0.317	VSCR_1
		Security	RSIP-E50D		125	302.444	37.806	VSCR_1
			DOTF (2ch)*2		62.5	131.817	8.239	
		Neural processing	NPU		500	163.258	81.629	VSCR_1
		Data processing	CRC		125	1.455	0.182	VSCR_1
			DOC		125	0.241	0.030	
		System	CAC		62.5	0.946	0.059	VSCR_1
		DMA	DMAC0 (per 1ch)		250	7.278	1.819	VSCR_1
			DMAC1 (per 1ch)		250	6.858	1.715	
			DTC0		250	9.077	2.269	
			DTC1		250	8.716	2.179	

Table 2.43 Power consumption of each unit (DCDC mode) (3 of 3)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Symbol	Frequency [MHz]	Current [μ A/MHz]	Current [mA]	Condition
Dynamic current	FSBL operation			I_{DD}	250	—	81.1	FSBLCLK[2:0] = 111
					200	—	67.0	FSBLCLK[2:0] = 110
					150	—	51.7	FSBLCLK[2:0] = 101
					133	—	47.2	FSBLCLK[2:0] = 100

Note 1. Regulator and Leak are Internal voltage regulator's current and MCU's leakage current.
It is selected according to the temperature of T_j .

Note 2. To determine the current consumption per channel or unit, divide Current [mA] by the number of channels, groups or units.

Table 2.44 Power consumption of each unit (External VDD mode) (1 of 3)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Symbol	Frequency [MHz]	Current [μ A/MHz]	Current [mA]	Condition
Leakage Current	Analog	Regulator and Leak *1	$T_j = 75^\circ\text{C}$	I_{CC}	—	—	2.03	—
			$T_j = 85^\circ\text{C}$		—	—	2.22	
			$T_j = 95^\circ\text{C}$		—	—	2.51	
			$T_j = 105^\circ\text{C}$		—	—	2.91	
			$T_j = 75^\circ\text{C}$	I_{DD}	—	—	380	VCL = voltage range 1, PDCTRGEN0. PDDE = 0, PDCTRGEN1. PDDE = 0, PDCTRGEN2. PDDE = 0
			$T_j = 85^\circ\text{C}$		—	—	439	
			$T_j = 95^\circ\text{C}$		—	—	505	
			$T_j = 105^\circ\text{C}$		—	—	587	
Dynamic Current	CPU0	Operation with Cache	CoreMark	I_{DD}	1000	145	144	CPUCLK0 = 1000 MHz, VCL = voltage range 1
	CPU1	Operation with Cache	CoreMark		250	166	41	CPUCLK1 = 250 MHz, VCL = voltage range 1

Table 2.44 Power consumption of each unit (External VDD mode) (2 of 3)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Symbol	Frequency [MHz]	Current [μ A/MHz]	Current [mA]	Condition
Dynamic Current	Peripheral Unit	Timer	RTC	I_{DD}	62.5	1.229	0.077	VCL = voltage range 1
			GPT32 (14ch)* ²		125	65.123	8.140	
			POEG (4 Groups)* ²		62.5	1.539	0.096	
			PDG (4ch) * ²		125	47.465	5.933	
			AGT (2ch)* ²		62.5	1.518	0.095	
			ULPT (2ch)* ²		62.5	2.373	0.148	
			WDT0		62.5	0.437	0.027	
			WDT1		62.5	0.446	0.028	
			IWDT		62.5	0.014	0.001	
		Communication interfaces	ESWM	I_{DD}	125	294.026	36.753	VCL = voltage range 1
			USBFS		62.5	7.495	0.468	
			USBHS		125	67.424	8.428	
			SCI (10ch)* ²		125	32.336	4.042	
			IIC (3ch)* ²		62.5	3.722	0.233	
			I3C		125	9.883	1.235	
			CANFD (2ch)* ²		125	6.025	0.753	
			SPI (2ch)* ²		125	11.36	1.420	
			OSPI (2ch) * ²		62.5	100.8	6.300	
			SSIE (2ch)* ²		62.5	7.89	0.493	
			SDHI (2ch)* ²		62.5	9.858	0.616	
			PDMIF		62.5	1.939	0.121	

Table 2.44 Power consumption of each unit (External VDD mode) (3 of 3)

Dynamic current/ Leakage current	MCU Domain	Category	Item	Symbol	Frequency [MHz]	Current [μ A/MHz]	Current [mA]	Condition
Dynamic Current	Peripheral Unit	Analog	ADC16H (2 units)* ²	I_{DD}	125	66.267	8.283	VCL = voltage range 1
			DAC12 (2ch)* ²		62.5	0.325	0.020	
			TSN		62.5	0.115	0.007	
			ACMPHS (4ch)* ²		62.5	0.173	0.011	
		Human machine interfaces	GLCDC	I_{DD}	125	24.865	3.108	VCL = voltage range 1
			DRW		250	25.962	6.490	
			MIPI DSI		125	32.939	4.117	
			MIPI CSI		125	49.055	6.132	
			VIN		125	68.358	8.545	
			CEU		125	18.383	2.298	
		Event link	ELC	I_{DD}	62.5	5.075	0.317	VCL = voltage range 1
		Security	RSIP-E50D	I_{DD}	125	302.444	37.806	VCL = voltage range 1
			DOTF (2ch)* ²		62.5	131.817	8.239	
		Neural processing	NPU	I_{DD}	500	163.258	81.629	VCL = voltage range 1
		Data processing	CRC	I_{DD}	125	1.455	0.182	VCL = voltage range 1
			DOC		125	0.241	0.030	
		System	CAC	I_{DD}	62.5	0.946	0.059	VCL = voltage range 1
		DMA	DMAC0 (per 1ch)	I_{DD}	250	7.278	1.819	VCL = voltage range 1
			DMAC1 (per 1ch)		250	6.858	1.715	
			DTC0		250	9.077	2.269	
			DTC1		250	8.716	2.179	
Dynamic Current	FSBL operation			I_{DD}	250	—	81.1	FSBLCLK[2:0] = 111
					200	—	67.0	FSBLCLK[2:0] = 110
					150	—	51.7	FSBLCLK[2:0] = 101
					133	—	47.2	FSBLCLK[2:0] = 100

Note 1. Regulator and Leak are Internal voltage regulator's current and MCU's leakage current.

It is selected according to the temperature of Tj.

Note 2. To determine the current consumption per channel or unit, divide Current [mA] by the number of channels, groups or units.

Table 2.45 Outline of operation for each unit (1 of 2)

Peripheral	Outline of operation
RTC	RTC is operating with LOCO.
GPT	Operating modes is set to saw-wave PWM mode. GPT is operating with PCLKD
POEG	Only clear module stop bit.
PDG	PDG is applying delay of 1/128 times GTCLK period.
AGT	AGT is operating with PCLKB.

Table 2.45 Outline of operation for each unit (2 of 2)

Peripheral	Outline of operation
ULPT	ULPT is operating with LOCO.
WDT	WDT is operating with PCLKB.
IWDT	IWDT is operating with IWDTCCLK.
ESWM	Communication mode is set to 1 Gbps, MAC Loop back. gPTP timer is enabled. ESWM is operating continuous transmission and reception on two ports simultaneously.
USBFS	Transfer types are set to bulk transfer. USBFS is operating using Full-speed transfer (12 Mbps).
USBHS	Transfer types are set to bulk transfer. USBHS is operating using High-speed transfer.
SCI	SCI is transmitting data in clock synchronous mode.
IIC	Communication format is set to I2C-bus format. IIC is transmitting data in master mode.
I3C	Communication format is set to I3C SDR format. I3C is transmitting data in master mode (12.5MHz).
CANFD	CANFD is transmitting and receiving data in self-test mode 1.
SPI	SPI mode is set to SPI operation (4-wire method). SPI master/slave mode is set to master mode. SPI is transmitting 32-bit width data.
OSPI	OSPI is issuing memory write command to HyperRAM.
SSIE	Communication mode is set to Master. System word length is set to 32 bits. Data word length is set to 20 bits. SSIE is transmitting data using I2S format.
SDHI	Transfer bus mode is set to 8-bit wide bus mode. SDHI is issuing CMD24 (single-block write).
PDMIF	PDMIF is detecting sound activity for 3 channels.
ADC16H	Resolution is set to 16-bit accuracy. Conversion Data Operation Control B Register is set to 16 times average mode. ADC is converting the analog input in continuous scan mode. ADC is operating with ADCCLK.
DAC12	DAC12 is outputting the conversion result while updating the value of data register.
TSN	TSN is operating.
ACMPHS	ACMPHS is operating.
GLCDC	GLCDC is operating after writing data to CLUT.
DRW	DRW is doing rendering operation after sending data from SDRAM.
MIPI DSI	MIPI DSI is operating with HS mode using 2-lane. Data is input via GLCDC.
MIPI CSI	MIPI CSI is transferring data to VIN while receiving image data on 2-lanes.
VIN	VIN is transferring data to SRAM while converting format of image data received from MIPI CSI.
CEU	CEU is capturing data and transferring to the SRAM.
ELC	Only clear module stop bit.
RSIP-E50D	RSIP is doing self-test operation.
DOTF	DOTF is doing decryption with AES.
NPU	NPU performs a convolution on random data following a uniform distribution with values in the range -128 to 127.
CRC	CRC is generating CRC code using 32-bit CRC32-C polynomial.
DOC	DOC is operating in data comparison mode.
CAC	Measurement target clocks is set to PCLKB. Measurement reference clocks is set to PCLKB. CAC is measuring the clock frequency accuracy.
DMAC	Bit length of transfer data is set to 32 bits. Transfer mode is set to block transfer mode. DMAC is transferring data from SRAM0 to SRAM0.
DTC	Bit length of transfer data is set to 32 bits. Transfer mode is set to block transfer mode. DTC is transferring data from SRAM0 to SRAM0.

2.2.7.2 Example of Tj Calculation

Assumption :

- Package 289-pin BGA : $\theta_{ja} = 20 \text{ }^{\circ}\text{C/W}$
- $T_a = 65 \text{ }^{\circ}\text{C}$
- $I_{CC} + I_{CC_DCDC} = 320 \text{ mA}$
- $V_{CC} = 3.5 \text{ V}$ ($V_{CC} = V_{CC2} = AV_{CC0} = AV_{CC_USBHS} = V_{CC_USB} = V_{CC_USBHS}$)
- $I_{OH} = 1 \text{ mA}$, $V_{OH} = V_{CC} - 0.5 \text{ V}$, 12 Outputs
- $I_{OL} = 20 \text{ mA}$, $V_{OL} = 1.0 \text{ V}$, 8 Outputs
- $I_{OL} = 1 \text{ mA}$, $V_{OL} = 0.5 \text{ V}$, 12 Outputs
- $C_{in} = 8 \text{ pF}$, 32 pins, Input frequency = 10 MHz
- $C_{load} = 30 \text{ pF}$, 32 pins, Output frequency = 10 MHz

$$\begin{aligned} \text{Static current of IO} &= \Sigma (V_{OL} \times I_{OL}) / \text{Voltage} + \Sigma ((V_{CC} - V_{OH}) \times I_{OH}) / \text{Voltage} \\ &= (20 \text{ mA} \times 1 \text{ V}) \times 8 / 3.5 \text{ V} + (1 \text{ mA} \times 0.5 \text{ V}) \times 12 / 3.5 \text{ V} + ((V_{CC} - (V_{CC} - 0.5 \text{ V})) \times 1 \text{ mA}) \times 12 / 3.5 \text{ V} \\ &= 45.7 \text{ mA} + 1.71 \text{ mA} + 1.71 \text{ mA} \\ &= 49.1 \text{ mA} \end{aligned}$$

$$\begin{aligned} \text{Dynamic current of IO} &= \Sigma IO (C_{in} + C_{load}) \times \text{IO switching frequency} \times \text{Voltage} \\ &= ((8 \text{ pF} \times 32) \times 10 \text{ MHz} + (30 \text{ pF} \times 32) \times 10 \text{ MHz}) \times 3.5 \text{ V} \\ &= 42.6 \text{ mA} \end{aligned}$$

$$\begin{aligned} \text{Total power consumption} &= \text{Voltage} \times (\text{Static current} + \text{Dynamic current}) \\ &= (320 \text{ mA} \times 3.5 \text{ V}) + (49.1 \text{ mA} + 42.6 \text{ mA}) \times 3.5 \text{ V} \\ &= 1441 \text{ mW (1.441 W)} \end{aligned}$$

$$\begin{aligned} T_j &= T_a + \theta_{ja} \times \text{Total power consumption} \\ &= 65 \text{ }^{\circ}\text{C} + 20 \text{ }^{\circ}\text{C/W} \times 1.441 \text{ W} \\ &= 93.82 \text{ }^{\circ}\text{C} \end{aligned}$$

2.3 AC Characteristics

2.3.1 Frequency

Table 2.46 Operation frequency value in high-speed mode (1 of 7)

Parameter			Symbol	Min	Typ	Max	Unit
Operation frequency	PLL1 output clock P (PLL1P)	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)	f	—	—	1000	MHz
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	800	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	600	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	600	
	Other PLL output clock (PLL1Q, PLL1R, PLL2P, PLL2Q, PLL2R)	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	1200	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	1200	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	1200	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	1200	

Table 2.46 Operation frequency value in high-speed mode (2 of 7)

Parameter			Symbol	Min	Typ	Max	Unit
Operation frequency	CPU0 clock (CPUCLK0)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)	f	—	—	1000	MHz
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	800	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	600	
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	600	
	CPU1 clock (CPUCLK1)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	250	
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	200	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
Operation frequency	NPU clock (NPUCLK)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)	f	—	—	500	MHz
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	400	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	300	
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	300	

Table 2.46 Operation frequency value in high-speed mode (3 of 7)

Parameter			Symbol	Min	Typ	Max	Unit
Operation frequency	System clock (ICLK)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)	f	—	—	250	MHz
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	200	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
Operation frequency	MRAM bus clock (MRICKL)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)	f	—	—	250	MHz
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	200	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
	MRAM clock (MRPCLK)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	125	
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	100	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	75	
		BGA package, -40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	75	

Table 2.46 Operation frequency value in high-speed mode (4 of 7)

Parameter			Symbol	Min	Typ	Max	Unit
Operation frequency	Peripheral module clock (PCLKA)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)	f	—	—	125	MHz
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	100	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	75	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	75	
	Peripheral module clock (PCLKB)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	62.5	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	50	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	37.5	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	37.5	

Table 2.46 Operation frequency value in high-speed mode (5 of 7)

Parameter			Symbol	Min	Typ	Max	Unit
Operation frequency	Peripheral module clock (PCLKD)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)	f	—	—	250	MHz
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	200	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
	Peripheral module clock (PCLKE)*1	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	250	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	200	
		BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	
		BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	150	

Table 2.46 Operation frequency value in high-speed mode (6 of 7)

Parameter				Symbol	Min	Typ	Max	Unit
Operation frequency	External bus clock (BCLK)* ¹	VCC ≥ 2.7 V	BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)	f	—	—	125	MHz
			BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_1 (DCDC mode), voltage range 1 (External VDD mode)		—	—	100	
			BGA package, 0 °C ≤ Tj ≤ 95 °C (Product group A), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	75	
			BGA package, −40 °C ≤ Tj ≤ 105 °C (Product group B), VSCR_2 (DCDC mode), voltage range 2 (External VDD mode)		—	—	75	
		VCC ≥ 1.62 V			—	—	60	
	EBCLK pin output	VCC ≥ 2.7 V			—	—	60	
		VCC ≥ 1.62 V			—	—	30	
	SDCLK pin output	VCC ≥ 3.0 V			—	—	133	

Table 2.46 Operation frequency value in high-speed mode (7 of 7)

Parameter		Symbol	Min	Typ	Max	Unit
Operation frequency	SCI clock (SCICLK)	f	—	—	120	MHz
	SPI clock (SPICLK)		—	—	333	
	Octal SPI clock (OCTACLK)		—	—	333	
	CANFD core clock (CANFDCLK)		—	—	80	
	ADC clock (ADCCLK)		25	—	120	
	GPT clock (GPTCLK)		—*2	—	300	
	LCD clock (LCDCLK)		—	—	240	
	USB clock (USBCLK)		—	—	48	
	USB clock (USB60CLK)		—	—	60	
	I3C clock (I3CCLK)		—	—	200	
	Asynchronous external bus clock (BCLKA)		—	—	133	
	EtherSW clock (ESWCLK)		—	—	250	
	EtherSW-PHY clock (ESWPHYCLK)		—	—	500	
		BGA package				

Note 1. See [section x, Clock Generation Circuit](#) for the relationship between the CPUCLK0, CPUCLK1, NPUCLK, ICLK, MRICLK, MRPCLK, PCLKA, PCLKB, PCLKC, PCLKD, PCLKE, and BCLK frequencies.

Note 2. When the GPTCLK is used for A/D conversion clock, the GPTCLK frequency must be at least 25 MHz.

2.3.2 Clock Timing

Table 2.47 Clock timing except for sub-clock oscillator (1 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
EBCLK pin output cycle time	VCC = 2.70 V or above	t _{Bcyc}	16.6	—	—	ns	Figure 2.25
	VCC = 1.62 V or above		33.3	—	—		
EBCLK pin output high pulse width	VCC = 2.70 V or above	t _{CH}	3.3	—	—	ns	
	VCC = 1.62 V or above		9.6	—	—		
EBCLK pin output low pulse width	VCC = 2.70 V or above	t _{CL}	3.3	—	—	ns	
	VCC = 1.62 V or above		9.6	—	—		
EBCLK pin output rise time	VCC = 2.70 V or above	t _{Cr}	—	—	5.0	ns	
	VCC = 1.62 V or above		—	—	7.0		
EBCLK pin output fall time	VCC = 2.70 V or above	t _{Cf}	—	—	5.0	ns	
	VCC = 1.62 V or above		—	—	7.0		
SDCLK pin output cycle time		t _{SDcyc}	7.52	—	—	ns	
SDCLK pin output high pulse width		t _{CH}	1.0	—	—	ns	
SDCLK pin output low pulse width		t _{CL}	1.0	—	—	ns	
SDCLK pin output rise time		t _{Cr}	—	—	2.7	ns	
SDCLK pin output fall time		t _{Cf}	—	—	2.7	ns	
EXTAL external clock input cycle time		t _{EXcyc}	20.80	—	—	ns	Figure 2.26
EXTAL external clock input high pulse width		t _{EXH}	5.30	—	—	ns	
EXTAL external clock input low pulse width		t _{EXL}	5.30	—	—	ns	
EXTAL external clock rise time		t _{EXr}	—	—	3.0	ns	
EXTAL external clock fall time		t _{EXf}	—	—	3.0	ns	
Main clock oscillator frequency		f _{MAIN}	8	—	48	MHz	—

Table 2.47 Clock timing except for sub-clock oscillator (2 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Main clock oscillation stabilization wait time (crystal)* ¹		t _{MAINOSCW T}	—	—	—* ¹	ms	Figure 2.27
LOCO clock oscillation frequency		f _{LOCO}	29.4912	32.768	36.0448	kHz	—
LOCO clock oscillation stabilization wait time		t _{LOCOWT}	—	—	26.0	μs	Figure 2.28
MOCO clock oscillation frequency		F _{MOCO}	7.2	8.0	8.8	MHz	—
MOCO clock oscillation stabilization wait time		t _{MOCOWT}	—	—	3.5	μs	—
HOCO clock oscillator oscillation frequency	Without FLL	f _{HOCO16}	15.776	16.000	16.224	MHz	–20 ≤ T _j ≤ 105 °C
		f _{HOCO18}	17.748	18.000	18.252		
		f _{HOCO20}	19.720	20.000	20.280		
		f _{HOCO32}	31.552	32.000	32.448		
		f _{HOCO48}	47.328	48.000	48.672		
		f _{HOCO16}	15.712	16.000	16.288		–40 ≤ T _j ≤ 105 °C
		f _{HOCO18}	17.676	18.000	18.324		
		f _{HOCO20}	19.640	20.000	20.360		
		f _{HOCO32}	31.424	32.000	32.576		
		f _{HOCO48}	47.136	48.000	48.864		
	With FLL	f _{HOCO16}	15.960	16.000	16.040		–40 ≤ T _j ≤ 105 °C Sub-clock frequency accuracy is ±50 ppm.
		f _{HOCO18}	17.955	18.000	18.045		
		f _{HOCO20}	19.950	20.000	20.050		
		f _{HOCO32}	31.920	32.000	32.080		
		f _{HOCO48}	47.880	48.000	48.120		
HOCO clock oscillation stabilization wait time* ²		t _{HOCOWT}	—	—	15.0	μs	—
HOCO stop width time		t _{HOCOSTP}	1	—	—	μs	Figure 2.31
HOCO period jitter		—	-3	—	3	ps	—
FLL stabilization wait time		t _{FLLWT}	—	—	1.92	ms	—
PLL1/PLL2 clock frequency		f _{PLL}	60	—	1200	MHz	—
PLL1/PLL2 clock oscillation stabilization wait time		t _{PLLWT}	—	—	50	μs	Figure 2.29
PLL1/PLL2 period jitter		—	—	±52	—	ps	—
PLL1/PLL2 long term jitter		—	—	±300	—	ps	Term: 1 μs, 10 μs

Note 1. When setting up the main clock oscillator, ask the oscillator manufacturer for an oscillation evaluation, and use the results as the recommended oscillation stabilization time. Set the MOSCWTCR register to a value equal to or greater than the recommended value.

After changing the setting in the MOSCCR.MOSTP bit to start main clock operation, read the OSCSF.MOSCSF flag to confirm that it is 1, and then start using the main clock oscillator.

Note 2. This is the time from release from reset state until the HOCO oscillation frequency (f_{HOCO}) reaches the range for guaranteed operation.

Table 2.48 Clock timing for the sub-clock oscillator

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Sub-clock frequency	f_{SUB}	—	32.768	—	kHz	—
Sub-clock oscillation stabilization wait time	t_{SUBOSCWT}	—	—	—* ¹	s	Figure 2.30

Note 1. When setting up the sub-clock oscillator, ask the oscillator manufacturer for an oscillation evaluation and use the results as the recommended oscillation stabilization time.

After changing the setting in the SOSCCR.SOSTP bit to start sub-clock operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization time elapses with an adequate margin. A value that is two times the value shown is recommended.




Figure 2.25 EBCLK and SDCLK output timing




Figure 2.26 EXTAL external clock input timing




Figure 2.27 Main clock oscillation start timing




Figure 2.28 LOCO clock oscillation start timing




Figure 2.29 PLL1/PLL2 clock oscillation start timing




Figure 2.30 Sub-clock oscillation start timing




Figure 2.31 HOCO stop width time

2.3.3 Reset Timing

Table 2.49 Reset timing

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions
RES pulse width	Power-on	—	t _{RESWP}	2.4	—	—	ms	Figure 2.32
	Deep Software Standby Mode 1	DPSBYCR.DCSSMODE = 00	t _{RESWD}	0.43	—	—	ms	Figure 2.33
		DPSBYCR.DCSSMODE = 01		0.51	—	—		
		DPSBYCR.DCSSMODE = 10		0.67	—	—		
		DPSBYCR.DCSSMODE = 11		1.00	—	—		
	Deep Software Standby Mode 2	DPSBYCR.DCSSMODE = 00		0.43	—	—		
		DPSBYCR.DCSSMODE = 01		0.51	—	—		
		DPSBYCR.DCSSMODE = 10		0.67	—	—		
		DPSBYCR.DCSSMODE = 11		1.00	—	—		
	Deep Software Standby Mode 3	DPSBYCR.DCSSMODE = 00		0.60	—	—		
		DPSBYCR.DCSSMODE = 01		0.68	—	—		
		DPSBYCR.DCSSMODE = 10		0.84	—	—		
		DPSBYCR.DCSSMODE = 11		1.20	—	—		
	Software Standby Mode		t _{RESWS}	0.55	—	—	ms	
	CPU Deep Sleep mode (Subosc operation)		t _{RESWSODS}	0.16	—	—	ms	
	CPU Deep Sleep mode (Other than SOSC operation)		t _{RESWDS}	0.04	—	—	ms	
	SOSC operation	PGSCR.PGS = 1	t _{RESWSO}	0.27	—	—	ms	
PGSCR.PGS = 0		0.30		—	—			
Other than above	PGSCR.PGS = 1	t _{RESW}	0.15	—	—	ms		
	PGSCR.PGS = 0		0.18	—	—			
Wait time after RES cancellation			t _{RESWT}	—	78.7	79.1	μs	Figure 2.32
Wait time after internal reset cancellation (IWDT reset, WDT0/1 reset, CPU0/1 Lockup reset, Bus Error reset, Common Memory Error reset, Software reset, Local Memory 0/1 error reset, Temperature monitor reset)			t _{RESW2}	—	78.7	79.1	μs	—




Figure 2.32 RES pin input timing under the condition that VCC exceeds V_{POR} voltage threshold




Figure 2.33 Reset input timing

2.3.4 Wakeup Timing

Table 2.50 Timing of recovery from low power modes (1 of 3)

Parameter		Fast return function ^{*9}	Symbol	Min	Typ	Max	Unit	Test conditions
Recovery time from CPU Deep Sleep mode	CPU0 Deep Sleep mode	—	t _{DSL} ^{*11}	—	6.14	9.45	μs	—
	CPU1 Deep Sleep mode	—		—	7.71	15.66	μs	

Table 2.50 Timing of recovery from low power modes (2 of 3)

Parameter			Fast return function ^{*9}	Symbol	Min	Typ	Max	Unit	Test conditions
Recovery time from Software Standby mode ^{*12}	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator ^{*1} MOSCSCR.MO SCSOKP = 0	Enabled	t_{SBYMC}^{*10}	—	2.09	2.14	ms	Figure 2.34 The division ratio of all oscillators is 1.
		System clock source is main clock oscillator ^{*1} MOSCSCR.MO SCSOKP = 1	Enabled		—	44.9	94.6	μs	
		System clock source is PLL1P with main clock oscillator ^{*2} MOSCSCR.MO SCSOKP = 0	Enabled	t_{SBYPC}^{*10}	—	2.21	2.27	ms	
		System clock source is PLL1P with main clock oscillator ^{*2} MOSCSCR.MO SCSOKP = 1	Enabled		—	135	197	μs	
	External clock input to main clock oscillator	System clock source is main clock oscillator ^{*3}	Enabled	t_{SBYEX}^{*10}	—	44.9	94.6	μs	
		System clock source is PLL1P with main clock oscillator ^{*4}	Enabled	t_{SBYPE}^{*10}	—	135	197		
	System clock source is sub-clock oscillator ^{*5}		Enabled	t_{SBYSC}^{*10}	—	480	481	μs	
	System clock source is HOCO clock oscillator ^{*6}		Enabled	t_{SBYHO}^{*10}	—	46.3	96.0	μs	
	System clock source is PLL1P with HOCO ^{*7}		Enabled	t_{SBYPH}^{*10}	—	146	208	μs	
	System clock source is MOCO clock oscillator ^{*8}		Enabled	t_{SBYMO}^{*10}	—	44.6	87.5	μs	

Table 2.50 Timing of recovery from low power modes (3 of 3)

Parameter			Fast return function* ⁹	Symbol	Min	Typ	Max	Unit	Test conditions
Recovery time from Deep Software Standby mode	Deep Software Standby mode 1	DPSBYCR.DC SSMODE[1:0] = 00	—	t _{DSBY}	—	216	266	μs	Figure 2.35
		DPSBYCR.DC SSMODE[1:0] = 01	—		—	296	346	μs	
		DPSBYCR.DC SSMODE[1:0] = 10	—		—	456	506	μs	
		DPSBYCR.DC SSMODE[1:0] = 11	—		—	776	826	μs	
	Deep Software Standby mode 2	DPSBYCR.DC SSMODE[1:0] = 00	—		—	216	266	μs	
		DPSBYCR.DC SSMODE[1:0] = 01	—		—	296	346	μs	
		DPSBYCR.DC SSMODE[1:0] = 10	—		—	456	506	μs	
		DPSBYCR.DC SSMODE[1:0] = 11	—		—	776	826	μs	
	Deep Software Standby mode 3	DPSBYCR.DC SSMODE[1:0] = 00	—		—	403	524	μs	
		DPSBYCR.DC SSMODE[1:0] = 01	—		—	483	604	μs	
		DPSBYCR.DC SSMODE[1:0] = 10	—		—	643	764	μs	
		DPSBYCR.DC SSMODE[1:0] = 11	—		—	963	1084	μs	
Wait time after cancellation of Deep Software Standby mode			—	t _{DSBYWT}	22.2	—	33.6	μs	

Note 1. When the frequency of the crystal is 48 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05) and the greatest value of the internal clock division setting is 1.

Note 2. When the frequency of PLL1P is 1 GHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05) and the greatest value of the internal clock division setting is 16.

Note 3. When the frequency of the external clock is 48 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00) and the greatest value of the internal clock division setting is 1.

Note 4. When the frequency of PLL1P is 1 GHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00) and the greatest value of the internal clock division setting is 16.

Note 5. The Sub-clock oscillator frequency is 32.768 kHz and the greatest value of the internal clock division setting is 1.

Note 6. The HOCO frequency is 20 MHz and the greatest value of the internal clock division setting is 1.

Note 7. The PLL frequency is 1 GHz and the greatest value of the internal clock division setting is 16.

Note 8. The MOCO frequency is 8 MHz and the greatest value of the internal clock division setting is 1.

Note 9. For details, see SSCR1.SS2FR bit in the [section x, Low Power Modes](#).

Note 10. The recovery time can be calculated with the equation of $t_{Common} + \max(t_{OSCSTB}, t_{PG1}, t_{PGCK}) + \max(t_{PG2}, t_{LPW})$. And they can be determined with the following values and equations. For n, the greatest value is selected from among the internal clock(CPUCLK0, CPUCLK1, NPUCLK, ICLK, MRCLK, MRPCLK, PCLKm, FCLK, BCLK and EBCLK) division settings (m = A to E).

t_{OSCSTB} in the table below means the time when each oscillator is active. When multiple oscillators are active, t_{OSCSTB} is determined by the longest t_{OSCSTB} among the active oscillators.

Note 11. The ICLK frequency is 250 MHz. This recovery time corresponds to t_{PG2} .

Note 12. When Ccyc is 27. See [Table 2.52](#).

Table 2.51 Each element of recovery time

Mode	Wakeu p time	Oscillat ion keep	Fast return functio n	Typ						Max						Unit
				t _{Commo n}	t _{OSCSTB *1}	t _{PG1}	t _{PGCK}	t _{PG2}	t _{LPW}	t _{Commo n}	t _{OSCSTB *1}	t _{PG1}	t _{PGCK}	t _{PG2}	t _{LPW}	
Softwa re Standb y mode	t _{SBYMC}	MOSC disabled	Enabled	C _{cyc} ^{*2} / f _{MOCO} + 2/f _{ICLK}	t _{MAINOS} CWT	t _{OSC} STB/ f _{MOC} o + 208/ f _{MOC} o + 11.6	(10.5 + 2.5n)/ f _{MOCO} + 2.5/ f _{SRCC} L K + 2/ f _{ICLK}	18/ f _{MOCO} + 9/ f _{ICLK}	2/f _{ICLK} + 2n/ f _{MOSC} + 2/ f _{ICLK}	C _{cyc} ^{*2} / f _{MOCO} + 2/f _{ICLK}	t _{MAINOS} CWT + 11/0.23 6	t _{OSC} STB/ f _{MOC} o + 208/ f _{MOC} o + 51.0	(10.5 + 2.5n)/ f _{MOCO} + 2.5/ f _{SRCC} L K + 2/ f _{ICLK}	18/ f _{MOCO} + 9/ f _{ICLK}	2/f _{ICLK} + 2n/ f _{MOSC} + 2/ f _{ICLK}	μs
		MOSC enabled	Enabled		3/0.262						14/0.23 6				μs	
	t _{SBYPC}	MOSC disabled	Enabled		t _{MAINOS} CWT +31/0.2 62				2/f _{ICLK} + 2n/ f _{PLL} + 2/f _{ICLK}		t _{MAINOS} CWT + 42/0.23 6				2/f _{ICLK} + 2n/ f _{PLL} + 2/f _{ICLK}	μs
		MOSC enabled	Enabled		34/0.26 2						(14 + 31)/ 0.236					μs
	t _{SBYEX}	—	Enabled		3/0.262				2/f _{ICLK} + 2n/ f _{MOSC} + 2/ f _{ICLK}		14/0.23 6				2/f _{ICLK} + 2n/ f _{MOSC} + 2/ f _{ICLK}	μs
	t _{SBYPE}	—	Enabled		34/0.26 2				2/f _{ICLK} + 2n/ f _{PLL} + 2/f _{ICLK}		45/0.23 6				2/f _{ICLK} + 2n/ f _{PLL} + 2/f _{ICLK}	μs
	t _{SBYSC}	—	Enabled		0				2/f _{ICLK} + 2n/ f _{SOSC} + 2/ f _{ICLK}		0				2/f _{ICLK} + 2n/ f _{SOSC} + 2/ f _{ICLK}	μs
	t _{SBYHO}	—	Enabled		20				2/f _{ICLK} + 2n/ f _{HOCO} + 2/ f _{ICLK}		67				2/f _{ICLK} + 2n/ f _{HOCO} + 2/ f _{ICLK}	μs
	t _{SBYPH}	—	Enabled		140				2/f _{ICLK} + 2n/ f _{PLL} + 2/f _{ICLK}		202				2/f _{ICLK} + 2n/ f _{PLL} + 2/f _{ICLK}	μs
	t _{SBYMO}	—	Enabled		0				2/f _{ICLK} + 2n/ f _{MOCO} + 2/ f _{ICLK}		0				2/f _{ICLK} + 2n/ f _{MOCO} + 2/ f _{ICLK}	μs

Note: The unit of frequency is MHz.


Note 1. If more than one oscillator is operating, the largest value of the operating oscillator in this column is applied.

Note 2. For C_{cyc}, see Table 2.52.


Table 2.52 Ccyc value

SSCR1.SS2LP[1:0]	VSCR.VSCM[2:0]	SVSCR.SVSCM[2:0]	{PLL1LDOCR.LD OSTP, PLL2LDOCR.LD OSTP, PLL1LDOCR.SK EEP, PLL2LDOCR.SK EEP}	{HOCOLDOCR.L DOSTP, HOCOLDOCR.S KEEP}	Ccyc	Unit
00: SS2LP_0	001 : VSCR_1	001 : SVSCR_1	{1, 1, x, x} or {x, x, 1, 1}	{0, 0}	56	cycle
				Other than above	27	cycle
			Other than above	Don't care	237	cycle
		010 : SVSCR_2	Don't care	Don't care	379	cycle
		011 : SVSCR_3	Don't care	Don't care	591	cycle
		100 : SVSCR_4	Don't care	Don't care	696	cycle
		101 : SVSCR_5	Don't care	Don't care	802	cycle
	010 : VSCR_2	001 : SVSCR_1	Don't care	Don't care	379	cycle
		010 : SVSCR_2	{1, 1, x, x} or {x, x, 1, 1}	{0, 0}	56	cycle
				Other than above	27	cycle
			Other than above	Don't care	237	cycle
		011 : SVSCR_3	Don't care	Don't care	538	cycle
		100 : SVSCR_4	Don't care	Don't care	643	cycle
		101 : SVSCR_5	Don't care	Don't care	749	cycle
01: SS2LP_1	001 : VSCR_1	010 : SVSCR_2	Don't care	Don't care	514	cycle
		011 : SVSCR_3	Don't care	Don't care	726	cycle
		100 : SVSCR_4	Don't care	Don't care	831	cycle
		101 : SVSCR_5	Don't care	Don't care	937	cycle
	010 : VSCR_2	010 : SVSCR_2	{1, 1, x, x} or {x, x, 1, 1}	Don't care	162	cycle
			Other than above	Don't care	327	cycle
		011 : SVSCR_3	Don't care	Don't care	673	cycle
		100 : SVSCR_4	Don't care	Don't care	778	cycle
		101 : SVSCR_5	Don't care	Don't care	884	cycle

Note: x: Don't care



When stabilization of the system clock oscillator is slower



When stabilization of an oscillator other than the system clock is slower

Figure 2.34 Software Standby mode cancellation timing




Figure 2.35 Deep Software Standby mode cancellation timing

2.3.5 NMI and IRQ Noise Filter

Table 2.53 NMI and IRQ noise filter

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
NMI pulse width	t_{NMIW}	200	—	—	ns	NMI digital filter disabled	$t_{Pcyc} \times 2 \leq 200$ ns
		$t_{Pcyc} \times 2^{*1}$	—	—			$t_{Pcyc} \times 2 > 200$ ns
		200	—	—		NMI digital filter enabled	$t_{NMICK} \times 3 \leq 200$ ns
		$t_{NMICK} \times 3.5^{*2}$	—	—			$t_{NMICK} \times 3 > 200$ ns
IRQ pulse width	t_{IRQW}	200	—	—	ns	IRQ digital filter disabled	$t_{Pcyc} \times 2 \leq 200$ ns
		$t_{Pcyc} \times 2^{*1}$	—	—			$t_{Pcyc} \times 2 > 200$ ns
		200	—	—		IRQ digital filter enabled	$t_{IRQCK} \times 3 \leq 200$ ns
		$t_{IRQCK} \times 3.5^{*3}$	—	—			$t_{IRQCK} \times 3 > 200$ ns

Note: 200 ns minimum in Software Standby mode.

Note: If the system clock source is switched, add 4 clock cycles of the switched source.

Note 1. t_{Pcyc} indicates the PCLKB cycle.

Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock.

Note 3. t_{IRQCK} indicates the cycle of the IRQi digital filter sampling clock.




Figure 2.36 NMI interrupt input timing




Figure 2.37 IRQ interrupt input timing

2.3.6 Bus Timing

Table 2.54 Bus timing (1 of 3)

Condition 1: When using the CS area controller (CSC).

VCC = VCC_DCDC = VBATT = 1.62 V to 3.6 V, VCC2 = 1.62 V to 3.63 V

BCLK = 8 to 120 MHz, BCLKA = 8 to 120 MHz, EBCLK = 8 to 60 MHz (When VCC = VCC_USB = VBATT = 2.70 to 3.63 V)

BCLK = BCLKA = 8 to 60 MHz, EBCLK = 8 to 30 MHz (When VCC = VCC_USB = VBATT = 1.62 to 3.63 V)

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF

EBCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 2: When using the SDRAM area controller (SDRAMC).

BCLK = SDCLK = 8 to 125 MHz, BCLKA = SDCLK = 8 to 133 MHz

VCC = VCC_DCDC = VBATT = 3.0 to 3.63 V, VCC2 = 1.62 V to 3.63 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

SDCLK: High-speed high drive output is selected in the port drive capability bit in the PmnPFS register.

Others: High drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 3: When using the SDRAM area controller (SDRAMC) and CS area controller (CSC) simultaneously.

BCLK = SDCLK = 8 to 66 MHz, BCLKA = SDCLK = 8 to 66 MHz

VCC = VCC_DCDC = VBATT = 3.0 to 3.63 V, VCC2 = 1.62 V to 3.63 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

EBCLK/SDCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Parameter	Condition	VCC/VCC2	Symbol	Min	Max	Unit	Test conditions
Address delay	Condition1	2.70 V or above	t_{AD}	1.0	12.5	ns	Figure 2.38 to Figure 2.44
		1.62 V or above		1.0	12.5	ns	
	Condition3	3.0 V or above		1.0	10.8	ns	
Byte control delay	Condition1	2.70 V or above	t_{BCD}	1.0	12.5	ns	
		1.62 V or above		1.0	12.5	ns	
	Condition3	3.0 V or above		1.0	10.8	ns	
CS delay	Condition1	2.70 V or above	t_{CSD}	1.0	12.5	ns	
		1.62 V or above		1.0	12.5	ns	
	Condition3	3.0 V or above		1.0	10.8	ns	
ALE delay time	Condition1	2.70 V or above	t_{ALED}	1.0	12.5	ns	
		1.62 V or above		1.0	12.5	ns	
	Condition3	3.0 V or above		1.0	10.8	ns	
RD delay	Condition1	2.70 V or above	t_{RSD}	1.0	12.5	ns	
		1.62 V or above		1.0	12.5	ns	
	Condition3	3.0 V or above		1.0	10.8	ns	
Read data setup time	Condition1	2.70 V or above	t_{RDS}	12.5	—	ns	
		1.62 V or above		20.5	—	ns	
	Condition3	3.0 V or above		10.8	—	ns	
Read data hold time	Condition1	2.70 V or above	t_{RDH}	0	—	ns	
		1.62 V or above		0	—	ns	
	Condition3	3.0 V or above		0	—	ns	
WR/WRn delay	Condition1	2.70 V or above	t_{WRD}	1.0	12.5	ns	
		1.62 V or above		1.0	12.5	ns	
	Condition3	3.0 V or above		1.0	10.8	ns	
Write data delay	Condition1	2.70 V or above	t_{WDD}	—	12.5	ns	
		1.62 V or above		—	12.5	ns	
	Condition3	3.0 V or above		1.0	10.8	ns	

Table 2.54 Bus timing (2 of 3)

Condition 1: When using the CS area controller (CSC).

VCC = VCC_DCDC = VBATT = 1.62 V to 3.6 V, VCC2 = 1.62 V to 3.63 V

BCLK = 8 to 120 MHz, BCLKA = 8 to 120 MHz, EBCLK = 8 to 60 MHz (When VCC = VCC_USB = VBATT = 2.70 to 3.63 V)

BCLK = BCLKA = 8 to 60 MHz, EBCLK = 8 to 30 MHz (When VCC = VCC_USB = VBATT = 1.62 to 3.63 V)

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF

EBCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 2: When using the SDRAM area controller (SDRAMC).

BCLK = SDCLK = 8 to 125 MHz, BCLKA = SDCLK = 8 to 133 MHz

VCC = VCC_DCDC = VBATT = 3.0 to 3.63 V, VCC2 = 1.62 V to 3.63 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

SDCLK: High-speed high drive output is selected in the port drive capability bit in the PmnPFS register.

Others: High drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 3: When using the SDRAM area controller (SDRAMC) and CS area controller (CSC) simultaneously.

BCLK = SDCLK = 8 to 66 MHz, BCLKA = SDCLK = 8 to 66 MHz

VCC = VCC_DCDC = VBATT = 3.0 to 3.63 V, VCC2 = 1.62 V to 3.63 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

EBCLK/SDCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Parameter	Condition	VCC/VCC2	Symbol	Min	Max	Unit	Test conditions
Write data hold time	Condition1	2.70 V or above	t_{WDH}	1.0	—	ns	Figure 2.38 to Figure 2.44
		1.62 V or above		1.0	—	ns	
	Condition3	3.0 V or above		1.0	10.8	ns	
WAIT setup time	Condition1	2.70 V or above	t_{WTS}	12.5	—	ns	
		1.62 V or above		20.5	—	ns	
	Condition3	3.0 V or above		10.8	—	ns	
WAIT hold time	Condition1	2.70 V or above	t_{WTH}	0	—	ns	
		1.62 V or above		0	—	ns	
	Condition3	3.0 V or above		0	—	ns	

Table 2.54 Bus timing (3 of 3)

Condition 1: When using the CS area controller (CSC).

VCC = VCC_DCDC = VBATT = 1.62 V to 3.6 V, VCC2 = 1.62 V to 3.63 V

BCLK = 8 to 120 MHz, BCLKA = 8 to 120 MHz, EBCLK = 8 to 60 MHz (When VCC = VCC_USB = VBATT = 2.70 to 3.63 V)

BCLK = BCLKA = 8 to 60 MHz, EBCLK = 8 to 30 MHz (When VCC = VCC_USB = VBATT = 1.62 to 3.63 V)

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 30 pF

EBCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 2: When using the SDRAM area controller (SDRAMC).

BCLK = SDCLK = 8 to 125 MHz, BCLKA = SDCLK = 8 to 133 MHz

VCC = VCC_DCDC = VBATT = 3.0 to 3.63 V, VCC2 = 1.62 V to 3.63 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

SDCLK: High-speed high drive output is selected in the port drive capability bit in the PmnPFS register.

Others: High drive output is selected in the port drive capability bit in the PmnPFS register.

Condition 3: When using the SDRAM area controller (SDRAMC) and CS area controller (CSC) simultaneously.

BCLK = SDCLK = 8 to 66 MHz, BCLKA = SDCLK = 8 to 66 MHz

VCC = VCC_DCDC = VBATT = 3.0 to 3.63 V, VCC2 = 1.62 V to 3.63 V

Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, C = 15 pF

EBCLK/SDCLK: High drive output is selected in the port drive capability bit in the PmnPFS register.

Others: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Parameter	Condition	VCC/VCC2	Symbol	Min	Max	Unit	Test conditions
Address delay 2 (SDRAM)	Condition 2	3.0 V or above	t_{AD2}	0.8	6.0	ns	Figure 2.45 to Figure 2.51
	Condition 3	3.0 V or above		0.8	10		
CS delay 2 (SDRAM)	Condition 2	3.0 V or above	t_{CSD2}	0.8	6.0	ns	
	Condition 3	3.0 V or above		0.8	10		
DQM delay (SDRAM)	Condition 2	3.0 V or above	t_{DQMD}	0.8	6.0	ns	
	Condition 3	3.0 V or above		0.8	10		
CKE delay (SDRAM)	Condition 2	3.0 V or above	t_{CKED}	0.8	6.0	ns	
	Condition 3	3.0 V or above		0.8	10		
Read data setup time 2 (SDRAM)	Condition 2	3.0 V or above	t_{RDS2}	2.1	—	ns	
	Condition 3	3.0 V or above		6.1	—		
Read data hold time 2 (SDRAM)	Condition 2	3.0 V or above	t_{RDH2}	1.5	—	ns	
	Condition 3	3.0 V or above		1.5	—		
Write data delay 2 (SDRAM)	Condition 2	3.0 V or above	t_{WDD2}	—	6.0	ns	
	Condition 3	3.0 V or above		—	10		
Write data hold time 2 (SDRAM)	Condition 2	3.0 V or above	t_{WDH2}	0.8	—	ns	
	Condition 3	3.0 V or above		0.8	—		
WE delay (SDRAM)	Condition 2	3.0 V or above	t_{WED}	0.8	6.0	ns	
	Condition 3	3.0 V or above		0.8	10		
RAS delay (SDRAM)	Condition 2	3.0 V or above	t_{RASD}	0.8	6.0	ns	
	Condition 3	3.0 V or above		0.8	10		
CAS delay (SDRAM)	Condition 2	3.0 V or above	t_{CASD}	0.8	6.0	ns	
	Condition 3	3.0 V or above		0.8	10		




Figure 2.38 Address/data multiplexed bus read access timing




Figure 2.39 Address/data multiplexed bus write access timing




Figure 2.40 External bus timing for normal read cycle with bus clock synchronized




Figure 2.41 External bus timing for normal write cycle with bus clock synchronized




Figure 2.42 External bus timing for page read cycle with bus clock synchronized




Figure 2.43 External bus timing for page write cycle with bus clock synchronized




Figure 2.44 External bus timing for external wait control




Figure 2.45 SDRAM single read timing




Figure 2.46 SDRAM single write timing




Figure 2.47 SDRAM multiple read timing




Figure 2.48 SDRAM multiple write timing




Figure 2.49 SDRAM multiple read line stride timing




Figure 2.50 SDRAM mode register set timing




Figure 2.51 SDRAM self-refresh timing

2.3.7 I/O Ports, POEG, GPT, AGT, ULPT and ADC Trigger Timing

Table 2.55 I/O ports, POEG, GPT, AGT, ULPT and ADC trigger timing (1 of 4)

GPT32 Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If GPT pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions
I/O ports	Input data pulse width	t_{PRW}	5.5	—	$t_{l_{cyc}}$	Figure 2.52
	EXCIN input frequency	t_{EXCIN}	—	36	kHz	
	RTCICn (n = 0 to 2) input pulse width	t_{RTCICW}	13.89	—	μs	Figure 2.53

Table 2.55 I/O ports, POEG, GPT, AGT, ULPT and ADC trigger timing (2 of 4)

GPT32 Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If GPT pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter			Symbol	Min	Max	Unit	Test conditions
POEG	POEG input trigger pulse width		t_{POEW}	3	—	$t_{P_{cyc}}$	Figure 2.54
	Output disable time	Input level detection of the GTETRGN pin (via flag)	t_{POEGDI}	—	2 PCLK B + 0.34	μs	Figure 2.55 When the digital noise filter is not in use (POEGGn.NFEN = 0 (n = A to D))
		Detection of the output stopping signal from GPT (deadtime error, simultaneous high output, or simultaneous low output)	t_{POEGDE}	—	0.5	μs	Figure 2.56
		Edge detection signal from a comparator	t_{POEGDC}	—	3 PCLK B + 0.5	μs	Figure 2.57 The time is that when the noise filter for ACMPHS is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by ACMPHS.
		Register setting	t_{POEGDS}	—	0.3	μs	Figure 2.58 Time for access to the register is not included.
		Oscillation stop detection	$t_{POEGDOS}$	—	1.3	μs	Figure 2.59
		Level detection signal from a comparator	$t_{POEGDDC}$	—	0.5	μs	Figure 2.60 The time is that when the noise filter for ACMPHS is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by ACMPHS.
		Overcurrent Detection Window Notification detection from DSMIF	$t_{POEGDER}$	—	0.5	μs	Figure 2.61 The time is that when the noise filter for ACMPHS is not in use (CMPCTL.CDFS[1:0] = 00b) and excludes the time for detection by ACMPHS.

Table 2.55 I/O ports, POEG, GPT, AGT, ULPT and ADC trigger timing (3 of 4)

GPT32 Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If GPT pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter				Symbol	Min	Max	Unit	Test conditions
GPT	Input capture pulse width (Cycle)		Single edge	t_{GTICW}^{*1}	1.5	—	t_{pDcyc}	Figure 2.62
			Dual edge		2.5	—		
	Input capture pulse width (Times)		2.70 V or above	t_{GTICW}^{*1}	8.3	—	ns	
			1.62 V or above		10.0	—		
	GTIOCxY output skew (x = 0 to 3, Y = A or B)	Middle drive output	2.70 V or above	t_{GTISK}	—	4	ns	Figure 2.63
			1.62 V or above		—	6		
		High drive output	2.70 V or above			3.5		
			1.62 V or above			4.5		
	GTIOCxY output skew (x = 4 to 13, Y = A or B)	Middle drive output	2.70 V or above		—	4		
			1.62 V or above		—	6		
		High drive output	2.70 V or above		—	3.5		
			1.62 V or above		—	4.5		
	GTIOCxY output skew (x = 0 to 13, Y = A or B)	Middle drive output	2.70 V or above		—	6		
			1.62 V or above		—	7		
		High drive output	2.70 V or above		—	3.5		
			1.62 V or above		—	5		
OPS output skew GTOUUP, GTOULO, GTOVUP, GTOVLO, GTOWUP, GTOWLO	Middle drive output	2.70 V or above	t_{GTOSK}	—	5	ns	Figure 2.64	
		1.62 V or above		—	6			
GPT (PWM Delay Generation Circuit)	GTIOCxY output skew (x = 0 to 3, Y = A or B)	Middle drive output	t_{HRSK}	2.70 V or above	—	4	ns	Figure 2.65
				1.62 V or above	—	6		
		High drive output		2.70 V or above	—	3.5		
				1.62 V or above	—	5		

Table 2.55 I/O ports, POEG, GPT, AGT, ULPT and ADC trigger timing (4 of 4)

GPT32 Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If GPT pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

AGT Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter			Symbol	Min	Max	Unit	Test conditions
AGT	AGTIO, AGTEE input cycle	2.70 V or above	t_{ACYC}^{*2}	100	—	ns	Figure 2.66
		1.62 V or above		100	—		
	AGTIO, AGTEE input high width, low width	2.70 V or above	t_{ACKWH}, t_{ACKWL}	40	—	ns	
		1.62 V or above		40	—		
	AGTIO, AGTO, AGTOA, AGTOB output cycle	2.70 V or above	t_{ACYC2}	62.5	—	ns	
		1.62 V or above		62.5	—		
ULPT	ULPTEE, ULPTEVI input cycle	2.70 V or above	t_{ULCYC}^{*3}	32	—	μs	Figure 2.67
		1.62 V or above		32	—		
	ULPTEE, ULPTVI input high width, low width	2.70 V or above	t_{ULCKWH}, t_{ULCKWL}	12	—	μs	
		1.62 V or above		12	—		
	ULPTO, ULPTOA, ULPTOB output cycle	2.70 V or above	t_{ULCYC2}	64	—	μs	
		1.62 V or above		64	—		
ADC	ADC trigger input pulse width	2.70 V or above	t_{TRGW}	1.5	—	t_{ADcyc}	Figure 2.68
		1.62 V or above		3.0	—		


Note: t_{Icyc} : ICLK cycle, t_{Pcyc} : PCLKB cycle, t_{PDcyc} : GTCLK cycle, $t_{ULPTCLK}$: ULPTCLK cycle, t_{ADcyc} : ADCLK cycle.

Note 1. For Cycle and Time, the longer time characteristics are applied.

Note 2. Constraints on input cycle:

When not switching the source clock: $t_{Pcyc} \times 2 < t_{ACYC}$ should be satisfied.When switching the source clock: $t_{Pcyc} \times 6 < t_{ACYC}$ should be satisfied.

Note 3. Constraints on input cycle:

ULPTEVI: $t_{Pcyc} \times 2 < t_{ULCYC}$ should be satisfied.ULPTEE: $t_{ULPTCLK} \times 2 < t_{ULCYC}$ should be satisfied.**Figure 2.52 I/O ports input timing**




Figure 2.53 RTCICn input timing




Figure 2.54 POEG input trigger timing




Figure 2.55 Output Disable Time for POEG via Detection Flag in Response to the Input Level Detection of the GTETRn pin




Figure 2.56 Output Disable Time for POEG in Response to Detection of the Output Stopping Signal from GPT




Figure 2.57 Output Disable Time for POEG in Response to Edge Detection Signal from a Comparator




Figure 2.58 Output Disable Time for POEG in Response to the Register Setting




Figure 2.59 Output Disable Time of POEG in Response to the Oscillation Stop Detection




Figure 2.60 Output Disable Time for POEG in Response to Level Detection Signal from a Comparator




Figure 2.61 Output Disable Time for POEG in Response to Detection of the Output Stopping Signal from DSMIF




Figure 2.62 GPT input capture timing




Figure 2.63 GPT output delay skew




Figure 2.64 GPT output delay skew for OPS




Figure 2.65 GPT (PDG) output delay skew




Figure 2.66 AGT input/output timing




Figure 2.67 ULPT input/output timing




Figure 2.68 ADC trigger input timing

2.3.8 CAC Timing

Table 2.56 CAC timing

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions
CAC	CACREF input pulse width	$t_{PBcyc} \leq t_{cac}^{*1}$	t_{CACREF}	$4.5 \times t_{cac} + 3 \times t_{PBcyc}$	—	—	ns	—
		$t_{PBcyc} > t_{cac}^{*1}$		$5 \times t_{cac} + 6.5 \times t_{PBcyc}$	—	—	ns	

Note: t_{PBcyc} : PCLKB cycle.

Note 1. t_{cac} : CAC count clock source cycle.

2.3.9 SCI Timing

Table 2.57 SCI timing (Asynchronous mode)

Conditions:

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter	VCC/VCC2	Symbol	Min	Max	Unit	Note
Input clock cycle	1.62 V or above	t _{Scyc}	4.0	—	t _{Tcyc}	Figure 2.69
Input clock pulse width	1.62 V or above	t _{SCKW}	0.4	0.6	t _{Scyc}	
Input clock rise time	1.62 V or above	t _{SCKr}	—	0.1*1	t _{Scyc}	
Input clock fall time	1.62 V or above	t _{SCKf}	—	0.1*1	t _{Scyc}	
Output clock cycle	1.62 V or above	t _{Scyc}	6.0	—	t _{Tcyc}	
Output clock pulse width	1.62 V or above	t _{SCKW}	0.4	0.6	t _{Scyc}	
Output clock rise time	2.70 V or above	t _{SCKr}	—	3.3	ns	
	1.62 V or above		—	6.6		
Output clock fall time	2.70 V or above	t _{SCKf}	—	3.3	ns	
	1.62 V or above		—	6.6		

Note: t_{Tcyc} : TCLK cycle.

Note 1. 1 μ s at the longest




Figure 2.69 SCK clock input/output timing

Table 2.58 SCI timing (Simple SPI) (1 of 3)

Condition 1: VCC/VCC2 = 2.70 V or above

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Condition 2: VCC/VCC2 = 1.62 V or above

Following pins have high-speed high-drive output selected in the Port Drive Capability bit in the PmnPFS register: SCK1_A, SCK1_C, SCK3_A, SCK4_A, SCK4_B, SCK4_C and SCK6_B

Other pins have high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC=VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note	
SCK clock cycle output	Master	—	2.70 V or above	t _{SPcyc}	2 (TCLK ≤ 120MHz) 4 (TCLK > 120MHz)	65536	t _{Tcyc}	Figure 2.70	
			1.62 V or above		2 (TCLK ≤ 60MHz) 4 (TCLK ≤ 120MHz) 8 (TCLK > 120MHz)	65536			
SCK clock cycle input	Slave	—	2.70 V or above		2	—			
			1.62 V or above		2 (TCLK ≤ 100MHz) 4 (TCLK > 100MHz)	—			
SCK clock high pulse width	Master	—	1.62 V or above		t _{SPCKWH}	0.4	—		t _{SPcyc}
	Slave	—							
SCK clock low pulse width	Master	—	1.62 V or above	t _{SPCKWL}	0.4	—	t _{SPcyc}		
	Slave	—							
SCK clock rise and fall time	Output	—	2.70 V or above	t _{SPCKr} , t _{SPCKf}	—	3.3	ns		
			1.62 V or above		—	6.6			
	Input	—	2.70 V or above	—	0.1*3	t _{SPcyc}			
			1.62 V or above	—	0.1*3				

Table 2.58 SCI timing (Simple SPI) (2 of 3)

Condition 1: VCC/VCC2 = 2.70 V or above

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Condition 2: VCC/VCC2 = 1.62 V or above

Following pins have high-speed high-drive output selected in the Port Drive Capability bit in the PmnPFS register: SCK1_A, SCK1_C, SCK3_A, SCK4_A, SCK4_B, SCK4_C and SCK6_B

Other pins have high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC=VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
Data input setup time	Master	High Speed*1	2.70 V or above	t_{SU}	-1.5	—	ns	Figure 2.71, Figure 2.72
			1.62 V or above		-1.5	—		
		Default*2	2.70 V or above		2.0	—		
			1.62 V or above		2.0	—		
	Slave	Default*2	2.70 V or above		2.5	—		
			1.62 V or above		4.5	—		
Data input hold time	Master	High Speed*1	2.70 V or above	t_H	7.5	—	ns	
			1.62 V or above		9.5	—		
		Default*2	2.70 V or above		7.5	—		
			1.62 V or above		9.5	—		
	Slave	Default*2	2.70 V or above		2.5	—		
			1.62 V or above		4.5	—		
Data output delay	Master	High Speed*1	2.70 V or above	t_{OD}	—	3.0	ns	
			1.62 V or above		—	4.5		
		Default*2	2.70 V or above		—	3.5		
			1.62V or above		—	5.5		
	Slave	High Speed*1	2.70 V or above		—	12.5		
			1.62 V or above		—	20.5		
		Default*2	2.70 V or above		—	18.5		
			1.62 V or above		—	26.5		
Data output hold time	Master	High Speed*1	2.70 V or above	t_{OH}	-3.0	—	ns	
			1.62 V or above		-4.5	—		
		Default*2	2.70 V or above		-3.5	—		
			1.62 V or above		-5.5	—		
	Slave	Default*2	2.70 V or above		0.0	—		
			1.62 V or above		0.0	—		
Data rise and fall time	Output	—	2.70 V or above	t_{Dr}, t_{Df}	—	3.3	ns	
			1.62 V or above		—	6.6		
	Input	—	2.70 V or above		—	1		
			1.62 V or above		—	1		
SS input setup time	—	—	1.62 V or above	t_{LEAD}	1.0	—	t_{SPcyc}	Figure 2.73, Figure 2.74
SS input hold time	—	—	1.62 V or above	t_{LAG}	1.0	—	t_{SPcyc}	
SS input rise and fall time	—	—	1.62 V or above	t_{SSLr}, t_{SSLf}	—	1	μs	—

Table 2.58 SCI timing (Simple SPI) (3 of 3)

Condition 1: VCC/VCC2 = 2.70 V or above

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Condition 2: VCC/VCC2 = 1.62 V or above

Following pins have high-speed high-drive output selected in the Port Drive Capability bit in the PmnPFS register: SCK1_A, SCK1_C, SCK3_A, SCK4_A, SCK4_B, SCK4_C and SCK6_B

Other pins have high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC=VCC2.

Parameter	High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
Slave access time	—	2.70 V or above	t_{SA}	—	$3 \times t_{Tcyc} + 25$	ns	Figure 2.73, Figure 2.74
		1.62 V or above		—	$3 \times t_{Tcyc} + 32$		
Slave output release time	—	2.70 V or above	t_{REL}	—	$3 \times t_{Tcyc} + 25$	ns	
		1.62 V or above		—	$3 \times t_{Tcyc} + 32$		

Note: t_{Tcyc} : TCLK cycle.

Note 1. Must use pins that have a letter appended to their name, for instance _A, _B, _C, to indicate group membership. SCI0, SCI1, SCI2, SCI3 and SCI9 are instance _A, SCI4 and SCI5 are instance _B, SCI6, SCI7 and SCI8 are instance _C.

Note 2. All pins of group membership can be used.

Note 3. 1 μ s at the longest

Table 2.59 SCI timing (Clock synchronous mode) (1 of 2)

Condition 1: VCC/VCC2 = 2.70 V or above

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Condition 2: VCC/VCC2 = 1.62 V or above

Following pins have high-speed high-drive output selected in the Port Drive Capability bit in the PmnPFS register: SCK1_A, SCK1_C, SCK3_A, SCK4_A, SCK4_B, SCK4_C and SCK6_B

Other pins have high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC=VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
SCK clock cycle output	Master	—	2.70 V or above	t_{Scyc}	2 (TCLK $\leq$ 120MHz) 4 (TCLK > 120MHz)	—	t_{Tcyc}	
			1.62 V or above		2 (TCLK $\leq$ 60MHz) 4 (TCLK $\leq$ 120MHz) 8 (TCLK > 120MHz)	—		
SCK clock cycle input	Slave	—	2.70 V or above		2	—		
			1.62 V or above		2 (TCLK $\leq$ 100MHz) 4 (TCLK > 100MHz)	—		
SCK clock high pulse width	Master	—	1.62 V or above	t_{SCKWH}	0.4	0.6	t_{Scyc}	
	Slave		1.62 V or above					
SCK clock low pulse width	Master	—	1.62 V or above	t_{SCKWL}	0.4	0.6	t_{Scyc}	
	Slave		1.62 V or above					

Table 2.59 SCI timing (Clock synchronous mode) (2 of 2)

Condition 1: VCC/VCC2 = 2.70 V or above

High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Condition 2: VCC/VCC2 = 1.62 V or above

Following pins have high-speed high-drive output selected in the Port Drive Capability bit in the PmnPFS register: SCK1_A, SCK1_C, SCK3_A, SCK4_A, SCK4_B, SCK4_C and SCK6_B

Other pins have high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC=VCC2.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
SCK clock rise and fall time	Output	—	2.70 V or above	t_{SCKr} , t_{SCKf}	—	3.3	ns	
			1.62 V or above		—	6.6		
	Input	—	1.62 V or above		—	0.1*3	t_{scyc}	
Data input setup time	Master	High Speed*1	2.70 V or above	t_{SU}	2.6	—	ns	
			1.62 V or above		2.6	—		
		Default*2	2.70 V or above		2.8	—		
			1.62 V or above		2.8	—		
	Slave	Default*2	2.70 V or above		3.3	—		
			1.62 V or above		5.3	—		
Data input hold time	Master	High Speed*1	2.70 V or above	t_H	7.5	—	ns	
			1.62 V or above		9.5	—		
		Default*2	2.70 V or above		7.5	—		
			1.62 V or above		9.5	—		
	Slave	Default*2	2.70 V or above		3.0	—		
			1.62 V or above		5.0	—		
Data output delay	Master	High Speed*1	2.70 V or above	t_{OD}	—	5	ns	
			1.62 V or above		—	5		
		Default*2	2.70 V or above		—	7.3		
			1.62 V or above		—	7.3		
	Slave	High Speed*1	2.70 V or above		—	12.5		
			1.62 V or above		—	20.5		
		Default*2	2.70 V or above		—	18.5		
			1.62 V or above		—	26.5		
Data rise and fall time	Output	—	2.70 V or above	t_{Dr} , t_{Df}	—	3.3	ns	
			1.62 V or above		—	6.6		
	Input	—	1.62 V or above		—	1	μs	

Note: t_{Tcy} : TCLK cycle.

Note 1. Must use pins that have a letter appended to their name, for instance _A, _B, _C, to indicate group membership. SCI0, SCI1, SCI2, SCI3 and SCI9 are instance _A, SCI4 and SCI5 are instance _B, SCI6, SCI7 and SCI8 are instance _C.

Note 2. All pins of group membership can be used.

Note 3. 1 μs at the longest




Figure 2.70 SCI simple SPI mode clock timing




Figure 2.71 SCI simple SPI mode timing for master when CPHA = 0




Figure 2.72 SCI simple SPI mode timing for master when CPHA = 1




Figure 2.73 SCI simple SPI mode timing for slave when CPHA = 0




Figure 2.74 SCI simple SPI mode timing for slave when CPHA = 1

Table 2.60 SCI timing (Simple IIC mode)

Conditions:

Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

VCC/VCC2 : 1.62 V or above

If SCI pins are specified across the VCC I/O and VCC2 I/O, characteristics below is guaranteed only when VCC = VCC2.

Parameter	Symbol	Min	Max	Unit	Note
Simple IIC (Standard mode)	SCL, SDA input rise time	t_{Sr}	—	1000	ns
	SCL, SDA input fall time	t_{Sf}	—	300	ns
	SCL, SDA input spike pulse removal time	t_{SP}	0	$4 \times t_{Tcyc}$	ns
	Data input setup time	t_{SDAS}	250	—	ns
	Data input hold time	t_{SDAH}	0	—	ns
	SCL, SDA capacitive load	C_b^{*1}	—	400	pF
Simple IIC (Fast mode)	SCL, SDA input rise time	t_{Sr}	—	300	ns
	SCL, SDA input fall time	t_{Sf}	—	300	ns
	SCL, SDA input spike pulse removal time	t_{SP}	0	$4 \times t_{Tcyc}$	ns
	Data input setup time	t_{SDAS}	100	—	ns
	Data input hold time	t_{SDAH}	0	—	ns
	SCL, SDA capacitive load	C_b^{*1}	—	400	pF

Note: t_{Tcyc} : TCLK cycle.

Note 1. C_b indicates the total capacity of the bus line.




Figure 2.75 SCI simple IIC mode timing

2.3.10 SPI Timing

Table 2.61 SPI timing (1 of 5)

Conditions:

- High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins:
RSPCLKA_B, RSPCLKB_B.
For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- Use pins that have a letter appended to their names, for instance “_A” or “_B” to indicate group membership.
- Load capacitance C = 15pF is applied to the VCC/VCC2 condition “3.00 V or above”.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
RSPCK clock cycle	Master	High Speed* ¹	3.00 V or above	t_{SPCyc}	2	4096	t_{Tcyc}	Figure 2.76
		High Speed* ¹	2.70 V or above		2 (TCLK ≤ 166.6MHz) 4 (TCLK > 166.6 MHz)	4096		
		High Speed* ¹	1.62 V or above		2 (TCLK ≤ 83.3MHz) 4 (TCLK ≤ 166.6 MHz) 8 (TCLK > 166.6 MHz)	4096		
		Default* ²	3.00 V or above		2 (TCLK ≤ 166.6 MHz) 4 (TCLK > 166.6 MHz)	4096		
		Default* ²	2.70 V or above		2 (TCLK ≤ 120MHz) 4 (TCLK ≤ 240 MHz) 8 (TCLK > 240 MHz)	4096		
		Default* ²	1.62 V or above		2 (TCLK ≤ 60 MHz) 4 (TCLK ≤ 120 MHz) 8 (TCLK ≤ 240 MHz) 16 (TCLK > 240 MHz)	4096		
	Slave	High Speed* ¹	3.00 V or above		2 (TCLK ≤ 266 MHz) 4 (TCLK > 266 MHz)	—		
		High Speed* ¹	2.70 V or above		2 (TCLK ≤ 166.6 MHz) 4 (TCLK > 166.6 MHz)	—		
		High Speed* ¹	1.62 V or above		2 (TCLK ≤ 83.3MHz) 4 (TCLK ≤ 166.6 MHz) 8 (TCLK > 166.6 MHz)	—		
		Default* ²	3.00 V or above		2 (TCLK ≤ 166.6 MHz) 4 (TCLK > 166.6 MHz)	—		
		Default* ²	2.70 V or above		2 (TCLK ≤ 120 MHz) 4 (TCLK ≤ 240 MHz) 8 (TCLK > 240 MHz)	—		
		Default* ²	1.62 V or above		2 (TCLK ≤ 60 MHz) 4 (TCLK ≤ 120 MHz) 8 (TCLK ≤ 240 MHz) 16 (TCLK > 240 MHz)	—		

Table 2.61 SPI timing (2 of 5)

Conditions:

- High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins:
RSPCLKA_B, RSPCLKB_B.
For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- Use pins that have a letter appended to their names, for instance “_A” or “_B” to indicate group membership.
- Load capacitance C = 15pF is applied to the VCC/VCC2 condition “3.00 V or above”.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
RSPCK clock high pulse width	Master	—	3.00 V or above	t _{SPCKWH}	(t _{SPcyc} – t _{SPCKr} – t _{SPCKf}) / 2 – 1	—	ns	Figure 2.76
		—	2.70 V or above		(t _{SPcyc} – t _{SPCKr} – t _{SPCKf}) / 2 – 2	—		
		—	1.62 V or above		(t _{SPcyc} – t _{SPCKr} – t _{SPCKf}) / 2 – 3	—		
	Slave	—	1.62 V or above		0.4	—	t _{SPcyc}	
RSPCK clock low pulse width	Master	—	3.00 V or above	t _{SPCKWL}	(t _{SPcyc} – t _{SPCKr} – t _{SPCKf}) / 2 – 1	—	ns	
		—	2.70 V or above		(t _{SPcyc} – t _{SPCKr} – t _{SPCKf}) / 2 – 2	—		
		—	1.62 V or above		(t _{SPcyc} – t _{SPCKr} – t _{SPCKf}) / 2 – 3	—		
	Slave	—	1.62 V or above		0.4	—	t _{SPcyc}	
RSPCK clock rise and fall time	Output	High Speed* ¹	3.00 V or above	t _{SPCKr} , t _{SPCKf}	—	0.80	ns	
		High Speed* ¹	2.70 V or above		—	1.40		
		High Speed* ¹	1.62 V or above		—	2.50		
		Default* ²	3.00 V or above		—	1.66		
		Default* ²	2.70 V or above		—	3.30		
		Default* ²	1.62 V or above		—	6.60		
	Input	—	3.00 V or above	—	0.1* ³	μs		
		—	2.70 V or above	—	0.1* ³			
		—	1.62 V or above	—	0.1* ³			

Table 2.61 SPI timing (3 of 5)

Conditions:

- High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins:
RSPCLKA_B, RSPCLKB_B.
For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- Use pins that have a letter appended to their names, for instance “_A” or “_B” to indicate group membership.
- Load capacitance C = 15pF is applied to the VCC/VCC2 condition “3.00 V or above”.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
Data input setup time	Master	—	3.00 V or above	t _{SU}	−2.5	—	ns	Figure 2.77, Figure 2.78
		—	2.70 V or above		0.0	—		
		—	1.62 V or above		0.0	—		
	Slave	High Speed*1	3.00 V or above		1.5	—		
		High Speed*1	2.70 V or above		1.5	—		
		High Speed*1	1.62 V or above		1.5	—		
		Default*2	3.00 V or above		2.5	—		
		Default*2	2.70 V or above		2.5	—		
		Default*2	1.62 V or above		2.5	—		
Data input hold time	Master	—	3.00 V or above	t _H	7.5	—	ns	
		—	2.70 V or above		7.5	—		
		—	1.62 V or above		9.5	—		
	Slave	High Speed*1	3.00 V or above		1.5	—		
		High Speed*1	2.70 V or above		1.5	—		
		High Speed*1	1.62 V or above		1.5	—		
		Default*2	3.00 V or above		2.5	—		
		Default*2	2.70 V or above		2.5	—		
		Default*2	1.62 V or above		5.5	—		
SSL setup time	Master	—	3.00 V or above	t _{LEAD}	1 × t _{SPcyc} − 10	8 × t _{SPcyc} + 10	ns	Figure 2.77, Figure 2.78
		—	2.70 V or above		1 × t _{SPcyc} − 10	8 × t _{SPcyc} + 10		
		—	1.62 V or above		1 × t _{SPcyc} − 10	8 × t _{SPcyc} + 10		
	Slave	—	3.00 V or above		5.0	—	t _{Tcyc}	
		—	2.70 V or above		5.0	—		
		—	1.62 V or above		5.0	—		
SSL hold time	Master	—	3.00 V or above	t _{LAG}	1 × t _{SPcyc} − 10	8 × t _{SPcyc} + 10	ns	
		—	2.70 V or above		1 × t _{SPcyc} − 10	8 × t _{SPcyc} + 10		
		—	1.62 V or above		1 × t _{SPcyc} − 10	8 × t _{SPcyc} + 10		
	Slave	—	3.00 V or above		5.0	—	t _{Tcyc}	
		—	2.70 V or above		5.0	—		
		—	1.62 V or above		5.0	—		

Table 2.61 SPI timing (4 of 5)

Conditions:

- High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins:
RSPCLKA_B, RSPCLKB_B.
For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- Use pins that have a letter appended to their names, for instance “_A” or “_B” to indicate group membership.
- Load capacitance C = 15pF is applied to the VCC/VCC2 condition “3.00 V or above”.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
TI SSP SS input setup time	Slave	—	3.00 V or above	t _{TISS}	2.5	—	ns	Figure 2.82
		—	2.70 V or above		2.5	—		
		—	1.62 V or above		2.5	—		
TI SSP SS input hold time	Slave	—	3.00 V or above	t _{TISH}	2.5	—	ns	
		—	2.70 V or above		2.5	—		
		—	1.62 V or above		5.5	—		
TI SSP next- access time	Slave	—	3.00 V or above	t _{TIND}	2 × t _{TCyc} + SLNDL × t _{TCyc}	—	ns	
		—	2.70 V or above		2 × t _{TCyc} + SLNDL × t _{TCyc}	—		
		—	1.62 V or above		2 × t _{TCyc} + SLNDL × t _{TCyc}	—		
TI SSP master SS output delay	Master	—	3.00 V or above	t _{TISSOD}	—	4.0	ns	Figure 2.79
		—	2.70 V or above		—	8.0		
		—	1.62 V or above		—	8.0		
Data output delay time	Master	—	3.00 V or above	t _{OD1}	—	2.0	ns	Figure 2.77, Figure 2.78
		—	2.70 V or above		—	3.0		
		—	1.62 V or above		—	6.0		
		High Speed*1	3.00 V or above	t _{OD2}	—	1.5		
		High Speed*1	2.70 V or above		—	2.5		
		High Speed*1	1.62 V or above		—	4.5		
		Default*2	3.00 V or above		—	2.5		
		Default*2	2.70 V or above		—	2.5		
		Default*2	1.62 V or above		—	4.5		
	Slave	—	3.00 V or above	t _{OD}	—	10.0		
		—	2.70 V or above		—	13.5		
		—	1.62 V or above		—	21.5		
Data output hold time	Master	High Speed*1	3.00 V or above	t _{OH}	–1.5	—	ns	
		High Speed*1	2.70 V or above		–2.5	—		
		High Speed*1	1.62 V or above		–4.5	—		
		Default*2	3.00 V or above		–2.5	—		
		Default*2	2.70 V or above		–2.5	—		
		Default*2	1.62 V or above		–4.5	—		
	Slave	—	3.00 V or above		0.0	—		
		—	2.70 V or above		0.0	—		
		—	1.62 V or above		0.0	—		

Table 2.61 SPI timing (5 of 5)

Conditions:

- High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins:
RSPCLKA_B, RSPCLKB_B.
For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.
- Use pins that have a letter appended to their names, for instance “_A” or “_B” to indicate group membership.
- Load capacitance C = 15pF is applied to the VCC/VCC2 condition “3.00 V or above”.

Parameter		High Speed/ Default	VCC/VCC2	Symbol	Min	Max	Unit	Note
Successive transmission delay time	Master	—	3.00 V or above	t_{TD}	$t_{SP_{Cyc}} + 2 \times t_{TCyc}$	$8 \times t_{SP_{Cyc}} + 2 \times t_{TCyc}$	ns	Figure 2.77, Figure 2.78
		—	2.70 V or above		$t_{SP_{Cyc}} + 2 \times t_{TCyc}$	$8 \times t_{SP_{Cyc}} + 2 \times t_{TCyc}$		
		—	1.62 V or above		$t_{SP_{Cyc}} + 2 \times t_{TCyc}$	$8 \times t_{SP_{Cyc}} + 2 \times t_{TCyc}$		
	Slave	—	3.00 V or above		t_{TCyc}	—	ns	
		—	2.70 V or above		t_{TCyc}	—		
		—	1.62 V or above		t_{TCyc}	—		
MOSI and MISO rise and fall time	Output	—	3.00 V or above	t_{Dr}, t_{Df}	—	1.66	ns	
		—	2.70 V or above		—	3.30		
		—	1.62V or above		—	6.60		
	Input	—	3.00 V or above		—	1.0	μs	
		—	2.70 V or above		—	1.0		
		—	1.62 V or above		—	1.0		
SSL rise and fall time	Output	—	3.00- V or above	t_{SSLr}, t_{SSLf}	—	1.66	ns	
		—	2.70 V or above		—	3.30		
		—	1.62 V or above		—	6.60		
	Input	—	3.00 V or above		—	1.0	μs	
		—	2.70 V or above		—	1.0		
		—	1.62 V or above		—	1.0		
Slave access time	Slave	—	3.00 V or above	t_{SA}	—	20.0	ns	Figure 2.80, Figure 2.81
		—	2.70 V or above		—	20.0		
		—	1.62 V or above		—	25.0		
Slave output release time	Slave	—	3.00 V or above	t_{REL}	—	20.0	ns	
		—	2.70 V or above		—	20.0		
		—	1.62 V or above		—	25.0		

Note 1. Must use pins that have a letter appended to their name, for instance _A, _B, to indicate group membership. SPI0 and SPI1 are instance _B.

Note 2. All pins of group membership can be used.

Note 3. 1 μs at the longest




Figure 2.76 SPI clock timing




Figure 2.77 SPI timing for Motorola SPI master when CPHA = 0




Figure 2.78 SPI timing for Motorola SPI master when CPHA = 1




Figure 2.79 SPI timing for TI SSP master




Figure 2.80 SPI timing for Motorola SPI slave when CPHA = 0




Figure 2.81 SPI timing for Motorola SPI slave when CPHA = 1




Figure 2.82 SPI timing for TI SSP slave when transmit with delay between frames




Figure 2.83 SPI timing for TI SSP slave when transmit with no delay between frames

2.3.11 OSPI Timing

Table 2.62 OSPI timing (1 of 8)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_SCLK, OM_n_SCLKN, OM_n_SIO7-0, OM_n_DQS.

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_CS0, OM_n_CS1.

Load capacitance C = 15pF

Item		Symbol	VCC/VCC2	VDD	Min	Max	Unit	Note
Cycle time	SDR without OM_DQS	t _{PERIOD}	2.70 V or above	VSCR_1, voltage range 1	16.67	—	ns	Figure 2.84
				VSCR_2, voltage range 2				
			1.62 V to 2.00 V	VSCR_1, voltage range 1	20.00	—		
				VSCR_2, voltage range 2				
	SDR with OM_DQS/DDR	t _{PERIOD}	2.70 V or above	VSCR_1, voltage range 1	6.00	—	ns	
				VSCR_2, voltage range 2	7.50	—		
			1.62 V to 2.00 V	VSCR_1, voltage range 1				
				VSCR_2, voltage range 2				
Clock output slew rate		t _{SRck}	2.70 V or above	VSCR_1, voltage range 1	0.94	—	V/ns	Figure 2.84
				VSCR_2, voltage range 2	0.75	—		
			1.62 V to 2.00 V	VSCR_1, voltage range 1				
				VSCR_2, voltage range 2				
Clock Duty cycle-distortion		t _{CKDCD}	2.70 V or above	VSCR_1, voltage range 1	0	0.3	ns	Figure 2.84
				VSCR_2, voltage range 2	0	0.375		
			1.62 V to 2.00 V	VSCR_1, voltage range 1				
				VSCR_2, voltage range 2				

Table 2.62 OSPI timing (2 of 8)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_SCLK, OM_n_SCLKN, OM_n_SIO7-0, OM_n_DQS.

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_CS0, OM_n_CS1.

Load capacitance C = 15pF

Item	Symbol	VCC/VCC2	VDD	Min	Max	Unit	Note
Clock Minimum Pulse width	t_{CKMPW}	2.70 V or above	VSCR_1, voltage range 1	2.7	—	ns	Figure 2.84
			VSCR_2, voltage range 2	3.375	—		
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				
Differential clock crossing voltage	$V_{ox(AC)}$	2.70 V or above	VSCR_1, voltage range 1	$0.2 \times VCC2$	$0.6 \times VCC2$	V	Figure 2.84
			VSCR_2, voltage range 2				
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				
DS Duty cycle distortion	t_{DSDCD}	2.70 V or above	VSCR_1, voltage range 1	0	0.24	ns	Figure 2.84
			VSCR_2, voltage range 2	0	0.3		
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				
DS Minimum Pulse width	t_{DSMPW}	2.70 V or above	VSCR_1, voltage range 1	2.46	—	ns	Figure 2.84
			VSCR_2, voltage range 2	3.075	—		
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				

Table 2.62 OSPI timing (3 of 8)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_SCLK, OM_n_SCLKN, OM_n_SIO7-0, OM_n_DQS.

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_CS0, OM_n_CS1.

Load capacitance C = 15pF

Item		Symbol	VCC/VCC2	VDD	Min	Max	Unit	Note	
Data input/output slew rate		t _{SR}	2.70 V or above	VSCR_1, voltage range 1	1.72	—	ns	Figure 2.84	
				VSCR_2, voltage range 2	1.37	—			
			1.62 V to 2.00 V	VSCR_1, voltage range 1	0.75	—			
				VSCR_2, voltage range 2					
Data input setup time (to OM_SCLK/OM_SCLKN)	SDR without OM_DQS	t _{SU}	2.70 V or above	VSCR_1, voltage range 1	8.17	—	ns	Figure 2.85	
				VSCR_2, voltage range 2					
			1.62 V to 2.00 V	VSCR_1, voltage range 1	13.0	—			
				VSCR_2, voltage range 2					
Data input hold time (to OM_SCLK/OM_SCLKN)		t _H	2.70 V or above	VSCR_1, voltage range 1	0.5	—	ns		
				VSCR_2, voltage range 2					
			1.62 V to 2.00 V	VSCR_1, voltage range 1	0.5	—			
				VSCR_2, voltage range 2					

Table 2.62 OSPI timing (4 of 8)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_SCLK, OM_n_SCLKN, OM_n_SIO7-0, OM_n_DQS.

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_CS0, OM_n_CS1.

Load capacitance C = 15pF

Item		Symbol	VCC/VCC2	VDD	Min	Max	Unit	Note
Data output valid time	SDR without OM_DQS	t_{OV}^{*2}	2.70 V or above	VSCR_1, voltage range 1	—	5.4	ns	Figure 2.85
				VSCR_2, voltage range 2				
			1.62 V to 2.00 V	VSCR_1, voltage range 1	—	6.9		
				VSCR_2, voltage range 2				
Data output hold time		t_{OH}	2.70 V or above	VSCR_1, voltage range 1	-5.4	—	ns	
				VSCR_2, voltage range 2				
			1.62 V to 2.00 V	VSCR_1, voltage range 1	-6.9	—		
				VSCR_2, voltage range 2				
Data output buffer off time	t_{BOFF}	2.70 V or above	VSCR_1, voltage range 1	-5.4	—	ns		
			VSCR_2, voltage range 2					
		1.62 V to 2.00 V	VSCR_1, voltage range 1	-6.9	—			
			VSCR_2, voltage range 2					

Table 2.62 OSPI timing (5 of 8)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_SCLK, OM_n_SCLKN, OM_n_SIO7-0, OM_n_DQS.

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_CS0, OM_n_CS1.

Load capacitance C = 15pF

Item		Symbol	VCC/VCC2	VDD	Min	Max	Unit	Note
Data input setup time (to OM_DQS)	SDR with OM_DQS/DDR	t _{SU}	2.70 V or above	VSCR_1, voltage range 1	−0.58	—	ns	Figure 2.86 , Figure 2.87
				VSCR_2, voltage range 2	−0.7	—		
			1.62 V to 2.00 V	VSCR_1, voltage range 1				
				VSCR_2, voltage range 2				
Data input hold time (to OM_DQS)		t _H	2.70 V or above	VSCR_1, voltage range 1	1.88	—	ns	
				VSCR_2, voltage range 2	2.375	—		
			1.62 V to 2.00 V	VSCR_1, voltage range 1				
				VSCR_2, voltage range 2				

Table 2.62 OSPI timing (6 of 8)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_SCLK, OM_n_SCLKN, OM_n_SIO7-0, OM_n_DQS.

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_CS0, OM_n_CS1.

Load capacitance C = 15pF

Item		Symbol	VCC/VCC2	VDD	Min	Max	Unit	Note		
Data output valid time	SDR with OM_DQS/DDR	t _{OV} ^{*2}	2.70 V or above	VSCR_1, voltage range 1	—	t _{PERIOD} /4 + 0.5	ns	Figure 2.86, Figure 2.87		
				VSCR_2, voltage range 2	—	t _{PERIOD} /4 + 0.6				
			1.62 V to 2.00 V	VSCR_1, voltage range 1						
				VSCR_2, voltage range 2						
Data output hold time		t _{OH}	2.70 V or above	VSCR_1, voltage range 1	0.7	—	ns			
				VSCR_2, voltage range 2	0.9	—				
			1.62 V to 2.00 V	VSCR_1, voltage range 1						
				VSCR_2, voltage range 2						
Data output buffer off time	t _{BOFF}	2.70 V or above	VSCR_1, voltage range 1	0.7	—	ns				
			VSCR_2, voltage range 2	0.9	—					
		1.62 V to 2.00 V	VSCR_1, voltage range 1							
			VSCR_2, voltage range 2							

Table 2.62 OSPI timing (7 of 8)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_SCLK, OM_n_SCLKN, OM_n_SIO7-0, OM_n_DQS.

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_CS0, OM_n_CS1.

Load capacitance C = 15pF

Item	Symbol	VCC/VCC2	VDD	Min	Max	Unit	Note
Clock Low to CS Low	t_{CKLCSL}	2.70 V or above	VSCR_1, voltage range 1	4.8	—	ns	Figure 2.85 , Figure 2.86 , Figure 2.87
			VSCR_2, voltage range 2	6	—		
		1.65 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				
CS Low to Clock High	t_{CSLCKH}^{*3}	2.70 V or above	VSCR_1, voltage range 1	4.8	—	ns	
			VSCR_2, voltage range 2	6	—		
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				
Clock Low to CS High	t_{CKLCSH}	2.70 V or above	VSCR_1, voltage range 1	4.8	—	ns	
			VSCR_2, voltage range 2	6	—		
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				
CS High to Clock High	t_{CSHCKH}	2.70 V or above	VSCR_1, voltage range 1	4.8	—	ns	
			VSCR_2, voltage range 2	6	—		
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				

Table 2.62 OSPI timing (8 of 8)

Conditions:

High-speed high drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_SCLK, OM_n_SCLKN, OM_n_SIO7-0, OM_n_DQS.

Middle drive output is selected in the port drive capability bit in the PmnPFS register for the following pins: OM_n_CS0, OM_n_CS1.

Load capacitance C = 15pF

Item	Symbol	VCC/VCC2	VDD	Min	Max	Unit	Note
DS Low output to CS High	t_{CSCHKH}	2.70 V or above	VSCR_1, voltage range 1	$0.8 \times t_{PERIOD}$	—	ns	Figure 2.88
			VSCR_2, voltage range 2	$0.8 \times t_{PERIOD}$	—		
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				
CS High to DS Tri-State	t_{CSHDST}	2.70 V or above	VSCR_1, voltage range 1	—	t_{PERIOD}	ns	
			VSCR_2, voltage range 2	—	t_{PERIOD}		
		1.62 V to 2.00V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				
CS Low to DS Low input*1 *3	t_{CSLDSL}	2.70 V or above	VSCR_1, voltage range 1	0	12.5	ns	
			VSCR_2, voltage range 2	0	20		
		1.62 V to 2.00 V	VSCR_1, voltage range 1	0	12.5		
			VSCR_2, voltage range 2				
DS Tri-State to CS Low	t_{DSTCSL}	2.70 V or above	VSCR_1, voltage range 1	0	—	ns	
			VSCR_2, voltage range 2	0	—		
		1.62 V to 2.00 V	VSCR_1, voltage range 1				
			VSCR_2, voltage range 2				

Note: n = 0, 1

Note 1. This restriction does not need to be met when using the JESD251 Profile 1.0 memory with an external pull-down attached to the OM_DQS pin.

Note 2. Condition: COMCFG.OEASTEX = 1

Note 3. Condition: LIOCFGCSx.CSASTEX = 1




Figure 2.84 OSPI clock / DS timing




Figure 2.85 SDR transmit/receive timing (1S-1S-1S, 1S-2S-2S, 2S-2S-2S, 1S-4S-4S, 4S-4S-4S)




Figure 2.86 DDR transmit/receive timing (4S-4D-4D, 8D-8D-8D)




Figure 2.87 DDR transmit/receive timing (HyperRAM write)




Figure 2.88 DS to CS signal timing

2.3.12 IIC Timing

Table 2.63 IIC timing (1) (1 of 2)

Conditions:

1. Middle drive output is selected when VCC is 2.70 V or above, High drive output is selected when VCC is 1.62 to 1.95 V in the port drive capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_B, SCL1_B, SDA2_B, SCL2_B
2. The following pins do not require setting: SCL0_A, SDA0_A, SCL1_A, SDA1_A, SCL2_A, SDA2_A
3. Use pins that have a letter appended to their names, for instance “_A” or “_B”, to indicate group membership.

For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	VCC	Min	Max	Unit	Test conditions
IIC (Standard mode, SMBus) ICFER.FMPE = 0	SCL input cycle time	t_{SCL}	2.70 V or above	$6 (12) \times t_{IICcyc} + 1300$	—	ns	Figure 2.89
			1.62 to 1.95 V				
	SCL input high pulse width	t_{SCLH}	2.70 V or above	$3 (6) \times t_{IICcyc} + 300$	—	ns	
			1.62 to 1.95 V				
	SCL input low pulse width	t_{SCLL}	2.70 V or above	$3 (6) \times t_{IICcyc} + 300$	—	ns	
			1.62 to 1.95 V				
	SCL, SDA rise time	t_{Sr}	2.70 V or above	—	1000	ns	
			1.62 to 1.95 V				
	SCL, SDA fall time	t_{Sf}	2.70 V or above	—	300	ns	
			1.62 to 1.95 V				
	SCL, SDA input spike pulse removal time	t_{SP}	2.70 V or above	0	$1 (4) \times t_{IICcyc}$	ns	
			1.62 to 1.95 V				
	SDA input bus free time when wakeup function is disabled	t_{BUF}	2.70 V or above	$3 (6) \times t_{IICcyc} + 300$	—	ns	
			1.62 to 1.95 V				
	SDA input bus free time when wakeup function is enabled	t_{BUF}	2.70 V or above	$3 (6) \times t_{IICcyc} + 4 \times t_{Pcyc} + 300$	—	ns	
			1.62 to 1.95 V				
	START condition input hold time when wakeup function is disabled	t_{STAH}	2.70 V or above	$t_{IICcyc} + 300$	—	ns	
			1.62 to 1.95 V				
	START condition input hold time when wakeup function is enabled	t_{STAH}	2.70 V or above	$1 (5) \times t_{IICcyc} + t_{Pcyc} + 300$	—	ns	
			1.62 to 1.95 V				
	Repeated START condition input setup time	t_{STAS}	2.70 V or above	1000	—	ns	
			1.62 to 1.95 V				
	STOP condition input setup time	t_{STOS}	2.70 V or above	1000	—	ns	
			1.62 to 1.95 V				
	Data input setup time	t_{SDAS}	2.70 V or above	$t_{IICcyc} + 50$	—	ns	
			1.62 to 1.95 V				
	Data input hold time	t_{SDAH}	2.70 V or above	0	—	ns	
			1.62 to 1.95 V				
	SCL, SDA capacitive load	C_b	2.70 V or above	—	400	pF	
			1.62 to 1.95 V				

Table 2.63 IIC timing (1) (2 of 2)

Conditions:

1. Middle drive output is selected when VCC is 2.70 V or above, High drive output is selected when VCC is 1.62 to 1.95 V in the port drive capability bit in the PmnPFS register for the following pins: SDA0_B, SCL0_B, SDA1_B, SCL1_B, SDA2_B, SCL2_B
2. The following pins do not require setting: SCL0_A, SDA0_A, SCL1_A, SDA1_A, SCL2_A, SDA2_A
3. Use pins that have a letter appended to their names, for instance “_A” or “_B”, to indicate group membership.

For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	VCC	Min	Max	Unit	Test conditions
IIC (Fast mode) ICFER.FMPE = 0	SCL input cycle time	t _{SCL}	2.70 V or above	6 (12) × t _{IICcyc} + 600	—	ns	Figure 2.89
			1.62 to 1.95 V				
	SCL input high pulse width	t _{SCLH}	2.70 V or above	3 (6) × t _{IICcyc} + 300	—	ns	
			1.62 to 1.95 V				
	SCL input low pulse width	t _{SCLL}	2.70 V or above	3 (6) × t _{IICcyc} + 300	—	ns	
			1.62 to 1.95 V				
	SCL, SDA rise time	t _{Sr}	2.70 V or above	20	300	ns	
			1.62 to 1.95 V				
	SCL, SDA fall time	t _{Sf}	2.70 V or above	20 × (external pullup voltage/5.5 V)*1	300	ns	
			1.62 to 1.95 V				
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above	0	1 (4) × t _{IICcyc}	ns	
			1.62 to 1.95 V				
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 300	—	ns	
			1.62 to 1.95 V				
	SDA input bus free time when wakeup function is enabled	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 300	—	ns	
			1.62 to 1.95 V				
	START condition input hold time when wakeup function is disabled	t _{STAH}	2.70 V or above	t _{IICcyc} + 300	—	ns	
			1.62 to 1.95 V				
	START condition input hold time when wakeup function is enabled	t _{STAH}	2.70 V or above	1 (5) × t _{IICcyc} + t _{Pcyc} + 300	—	ns	
			1.62 to 1.95 V				
	Repeated START condition input setup time	t _{STAS}	2.70 V or above	300	—	ns	
			1.62 to 1.95 V				
	STOP condition input setup time	t _{STOS}	2.70 V or above	300	—	ns	
			1.62 to 1.95 V				
	Data input setup time	t _{SDAS}	2.70 V or above	t _{IICcyc} + 50	—	ns	
			1.62 to 1.95 V				
	Data input hold time	t _{SDAH}	2.70 V or above	0	—	ns	
			1.62 to 1.95 V				
SCL, SDA capacitive load	C _b	2.70 V or above	—	400	pF		
		1.62 to 1.95 V					

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle.

Note: Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note: Must use pins that have a letter appended to their name, for instance “_A”, “_B”, to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Note 1. Only supported for SCL0_A, SDA0_A, SCL1_A, SDA1_A, SCL2_A, and SDA2_A.

Table 2.64 IIC timing (2)

Setting of the SCL0_A, SDA0_A, SCL1_A, SDA1_A, SCL2_A, SDA2_A pins are not required with the port drive capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit	Test conditions
IIC (Fast-mode+) ICFER.FMPE = 1	SCL input cycle time	t _{SCL}	2.70 V or above	6 (12) × t _{IICcyc} + 240	—	ns	Figure 2.89
			1.62 to 1.95V				
	SCL input high pulse width	t _{SCLH}	2.70 V or above	3 (6) × t _{IICcyc} + 120	—	ns	
			1.62 to 1.95V				
	SCL input low pulse width	t _{SCLL}	2.70 V or above	3 (6) × t _{IICcyc} + 120	—	ns	
			1.62 to 1.95V				
	SCL, SDA rise time	t _{Sr}	2.70 V or above	—	120	ns	
			1.62 to 1.95V				
	SCL, SDA fall time	t _{Sf}	2.70 V or above	20 × (external pullup voltage/ 5.5V)	120	ns	
			1.62 to 1.95V				
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above	0	1 (4) × t _{IICcyc}	ns	
			1.62 to 1.95V				
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 120	—	ns	
			1.62 to 1.95V				
	SDA input bus free time when wakeup function is enabled	t _{BUF}	2.70 V or above	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 120	—	ns	
			1.62 to 1.95V				
	Start condition input hold time when wakeup function is disabled	t _{STAH}	2.70 V or above	t _{IICcyc} + 120	—	ns	
			1.62 to 1.95V				
	START condition input hold time when wakeup function is enabled	t _{STAH}	2.70 V or above	1 (5) × t _{IICcyc} + t _{Pcyc} + 120	—	ns	
			1.62 to 1.95V				
	Restart condition input setup time	t _{STAS}	2.70 V or above	120	—	ns	
			1.62 to 1.95V				
	Stop condition input setup time	t _{STOS}	2.70 V or above	120	—	ns	
			1.62 to 1.95V				
	Data input setup time	t _{SDAS}	2.70 V or above	t _{IICcyc} + 30	—	ns	
			1.62 to 1.95V				
	Data input hold time	t _{SDAH}	2.70 V or above	0	—	ns	
			1.62 to 1.95V				
SCL, SDA capacitive load	C _b *1	2.70 V or above	—	550	pF		
		1.62 to 1.95V					

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle.

Note: Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note 1. Cb indicates the total capacity of the bus line.




Figure 2.89 I²C bus interface input/output timing

2.3.13 I3C Timing

Table 2.65 IIC timing (1)-1

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit
IIC (Standard mode, SMBus) BFCTL.FMPE = 0	SCL input cycle time	t _{SCL}	2.70 V or above, 1.65 to 1.95 V	10 (18) × t _{I3C_{Cyc}} + 1300	—	ns
	SCL input high pulse width	t _{SCLH}	2.70 V or above, 1.65 to 1.95 V	5 (9) × t _{I3C_{Cyc}} + 300	—	ns
	SCL input low pulse width	t _{SCLL}	2.70 V or above, 1.65 to 1.95 V	5 (9) × t _{I3C_{Cyc}} + 300	—	ns
	SCL, SDA rise time	t _{Sr}	2.70 V or above, 1.65 to 1.95 V	—	1000	ns
	SCL, SDA fall time	t _{Sf}	2.70 V or above, 1.65 to 1.95 V	—	300	ns
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above, 1.65 to 1.95 V	0	1 (4) × t _{I3C_{Cyc}}	ns
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above, 1.65 to 1.95 V	5(9) × t _{I3C_{Cyc}} + 300	—	ns
	SDA input bus free time when wakeup function is enabled	t _{BUF}	2.70 V or above, 1.65 to 1.95 V	5(9) × t _{I3C_{Cyc}} + 4 × t _{TCyc} + 300	—	ns
	START condition input hold time when wakeup function is disabled	t _{STAH}	2.70 V or above, 1.65 to 1.95 V	t _{I3C_{Cyc}} + 300	—	ns
	START condition input hold time when wakeup function is enabled	t _{STAH}	2.70 V or above, 1.65 to 1.95 V	1(5) × t _{I3C_{Cyc}} + t _{TCyc} + 300	—	ns
	Repeated START condition input setup time	t _{STAS}	2.70 V or above, 1.65 to 1.95 V	1000	—	ns
	STOP condition input setup time	t _{STOS}	2.70 V or above, 1.65 to 1.95 V	1000	—	ns
	Data input setup time	t _{SDAS}	2.70 V or above, 1.65 to 1.95 V	t _{I3C_{Cyc}} + 50	—	ns
	Data input hold time	t _{SDAH}	2.70 V or above, 1.65 to 1.95 V	0	—	ns
	SCL, SDA capacitive load	C _b ^{*1}	2.70 V or above, 1.65 to 1.95 V	—	400	pF

Note: $t_{I3C_{Cyc}}$: I3C internal reference clock (I3C ϕ) cycle, t_{TCyc} : TCLK cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0011b while the digital filter is enabled with INCTL.DNFE set to 1.

Note 1. C_b indicates the total capacity of the bus line.

Table 2.66 IIC timing (1)-2

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit
IIC (Fast-mode)	SCL input cycle time	t _{SCL}	2.70 V or above, 1.65 to 1.95 V	10 (18) × t _{I3CCyc} + 600	—	ns
	SCL input high pulse width	t _{SCLH}	2.70 V or above, 1.65 to 1.95 V	5 (9) × t _{I3CCyc} + 300	—	ns
	SCL input low pulse width	t _{SCLL}	2.70 V or above, 1.65 to 1.95 V	5 (9) × t _{I3CCyc} + 300	—	ns
	SCL, SDA rise time	t _{Sr}	2.70 V or above, 1.65 to 1.95 V	20	300	ns
	SCL, SDA fall time	t _{Sf}	2.70 V or above, 1.65 to 1.95 V	20 × (external pull-up voltage/3.6 V)	300	ns
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above, 1.65 to 1.95 V	0	1 (4) × t _{I3CCyc}	ns
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above, 1.65 to 1.95 V	5 (9) × t _{I3CCyc} + 300	—	ns
	SDA input bus free time when wakeup function is enabled		2.70 V or above, 1.65 to 1.95 V	5(9) × t _{I3CCyc} + 4 × t _{TCyc} + 300	—	ns
	START condition input hold time when wakeup function is disabled	t _{STAH}	2.70 V or above, 1.65 to 1.95 V	t _{I3CCyc} + 300	—	ns
	START condition input hold time when wakeup function is enabled		2.70 V or above, 1.65 to 1.95 V	1(5) × t _{I3CCyc} + t _{TCyc} + 300	—	ns
	Repeated START condition input setup time	t _{STAS}	2.70 V or above, 1.65 to 1.95 V	300	—	ns
	STOP condition input setup time	t _{STOS}	2.70 V or above, 1.65 to 1.95 V	300	—	ns
	Data input setup time	t _{SDAS}	2.70 V or above, 1.65 to 1.95 V	t _{I3CCyc} + 50	—	ns
	Data input hold time	t _{SDAH}	2.70 V or above, 1.65 to 1.95 V	0	—	ns
	SCL, SDA capacitive load	C _b ^{*1}	2.70 V or above, 1.65 to 1.95 V	—	400	pF

Note: $t_{I3C_{Cyc}}$: I3C internal reference clock (I3C ϕ) cycle, $t_{T_{Cyc}}$: TCLK cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0011b while the digital filter is enabled with INCTL.DNFE set to 1.

Note 1. C_b indicates the total capacity of the bus line.

Table 2.67 IIC timing (1)-3

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit
IIC (Fast-mode +) BFCTL.FMPE = 1	SCL input cycle time	t _{SCL}	2.70 V or above, 1.65 to 1.95 V	10 (18) × t _{I3CCyc} + 240	—	ns
	SCL input high pulse width	t _{SCLH}	2.70 V or above, 1.65 to 1.95 V	5 (9) × t _{I3CCyc} + 120	—	ns
	SCL input low pulse width	t _{SCLL}	2.70 V or above, 1.65 to 1.95 V	5 (9) × t _{I3CCyc} + 120	—	ns
	SCL, SDA rise time	t _{Sr}	2.70 V or above, 1.65 to 1.95 V	—	120	ns
	SCL, SDA fall time	t _{Sf}	2.70 V or above, 1.65 to 1.95 V	20 × (external pull-up voltage/3.3V)	120	ns
	SCL, SDA input spike pulse removal time	t _{SP}	2.70 V or above, 1.65 to 1.95 V	0	1 (4) × t _{I3CCyc}	ns
	SDA input bus free time when wakeup function is disabled	t _{BUF}	2.70 V or above, 1.65 to 1.95 V	5 (9) × t _{I3CCyc} + 120	—	ns
	SDA input bus free time when wakeup function is enabled			5(9) × t _{I3CCyc} + 4 × t _{TCyc} + 120		ns
	START condition input hold time when wakeup function is disabled	t _{STAH}	2.70 V or above, 1.65 to 1.95 V	t _{I3CCyc} + 120	—	ns
	START condition input hold time when wakeup function is enabled			1(5) × t _{I3CCyc} + t _{TCyc} + 120		ns
	Restart condition input setup time	t _{STAS}	2.70 V or above, 1.65 to 1.95 V	120	—	ns
	Stop condition input setup time	t _{STOS}	2.70 V or above, 1.65 to 1.95 V	120	—	ns
	Data input setup time	t _{SDAS}	2.70 V or above, 1.65 to 1.95 V	t _{I3CCyc} + 30	—	ns
	Data input hold time	t _{SDAH}	2.70 V or above, 1.65 to 1.95 V	0	—	ns
	SCL, SDA capacitive load	C _b ^{*1}	2.70 V or above, 1.65 to 1.95 V	—	550	pF

Note: $t_{I3C_{Cyc}}$: I3C internal reference clock (I3C ϕ) cycle, $t_{T_{Cyc}}$: TCLK cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0011b while the digital filter is enabled with INCTL.DNFE set to 1.

Note 1. C_b indicates the total capacity of the bus line.




Figure 2.90 I²C bus interface input/output timing

Table 2.68 IIC timing (2)

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit
IIC (Hs-mode) BFCTL.HS ME = 1	SCL input cycle time	t_{SCL}	3.00 V or above	$46 (48) \times t_{I3C_{Cyc}}$	—	ns
			1.65 to 1.95 V	$46 (48) \times t_{I3C_{Cyc}}$	—	
	SCL input high pulse width	t_{SCLH}	Cb = 400 pF	3.00 V or above	$29 (30) \times t_{I3C_{Cyc}}$	ns
			1.65 to 1.95 V	$29 (30) \times t_{I3C_{Cyc}}$	—	
			Cb = 100 pF	3.00 V or above	$13 (14) \times t_{I3C_{Cyc}}$	
			1.65 to 1.95 V	$13 (14) \times t_{I3C_{Cyc}}$	—	
	SCL input low pulse width	t_{SCLL}	Cb = 400 pF	3.00 V or above	$69 (70) \times t_{I3C_{Cyc}}$	ns
			1.65 to 1.95 V	$69 (70) \times t_{I3C_{Cyc}}$	—	
			Cb = 100 pF	3.00 V or above	$33 (34) \times t_{I3C_{Cyc}}$	
			1.65 to 1.95 V	$33 (34) \times t_{I3C_{Cyc}}$	—	
	SCL rise time	t_{SrCL}	Cb = 400 pF	3.00 V or above	—	ns
			1.65 to 1.95 V	—	80	
			Cb = 100 pF	3.00 V or above	—	
			1.65 to 1.95 V	—	40	
	SDA rise time	t_{SrDA}	Cb = 400 pF	3.00 V or above	—	ns
			1.65 to 1.95 V	—	160	
			Cb = 100 pF	3.00 V or above	—	
			1.65 to 1.95 V	—	80	
	SCL fall time	t_{SfCL}	Cb = 400 pF	3.00 V or above	—	ns
			1.65 to 1.95 V	—	80	
			Cb = 100 pF	3.00 V or above	—	
			1.65 to 1.95 V	—	40	
	SDA fall time	t_{SfDA}	Cb = 400 pF	3.00 V or above	—	ns
			1.65 to 1.95 V	—	160	
			Cb = 100 pF	3.00 V or above	—	
			1.65 to 1.95 V	—	80	
	SCL, SDA input spike pulse removal time	t_{SP}	3.00 V or above	0	$1 (1) \times t_{I3C_{Cyc}}$	ns
			1.65 to 1.95 V	0	$1 (1) \times t_{I3C_{Cyc}}$	
	Repeated START condition input setup time	t_{STAS}	3.00 V or above	40	—	ns
			1.65 to 1.95 V	40	—	
	STOP condition input setup time	t_{STOS}	3.00 V or above	40	—	ns
			1.65 to 1.95 V	40	—	
	Data input setup time	t_{SDAS}	3.00 V or above	10	—	ns
			1.65 to 1.95 V	10	—	
	Data input hold time	t_{SDAH}	Cb = 400 pF	3.00 V or above	0	ns
			1.65 to 1.95 V	0	150	
			Cb = 100 pF	3.00 V or above	0	
			1.65 to 1.95 V	0	70	
	SCL, SDA capacitive load	C_b^{*1}	3.00 V or above	—	400	pF
			1.65 to 1.95 V	—	400	

Note: $t_{I3C\text{Cyc}}$: I3C internal reference clock (I3C ϕ) cycle.

Note: Values in parentheses apply when INCTL.DNFS[3:0] is set to 0011b while the digital filter is enabled with INCTL.DNFE set to 1.

Note 1. C_b indicates the total capacity of the bus line.




Figure 2.91 I²C bus interface input/output timing (Hs-mode)

Table 2.69 I3C timing (Open Drain Timing Parameters)

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit	Test conditions
I3C Open Drain Timing Parameters	SCL Clock Low Period	t _{LOW_OD} ^{*1 *2}	3.00 V or above	200	—	ns	Figure 2.94
			1.65 to 1.95 V	200	—		
		t _{DIG_OD_L}	3.00 V or above	t _{LOW_ODmin} + t _{fDA_ODmin}	—	ns	Figure 2.94
			1.65 to 1.95 V	t _{LOW_ODmin} + t _{fDA_ODmin}	—		
	SCL Clock High Period	t _{HIGH} ^{*3 *4}	3.00 V or above	—	41	ns	Figure 2.92
			1.65 to 1.95 V	—	41		
		t _{DIG_H}	3.00 V or above	—	t _{HIGH} + t _{CF}	ns	Figure 2.92
			1.65 to 1.95 V	—	t _{HIGH} + t _{CF}		
	SDA Signal Fall Time	t _{fDA_OD}	3.00 V or above	t _{CF}	12	ns	Figure 2.94
			1.65 to 1.95 V	t _{CF}	12		
	SDA Data Setup Time Open Drain Mode	t _{SU_OD} ^{*1}	3.00 V or above	12	—	ns	Figure 2.93
			1.65 to 1.95 V	18	—		
	Clock After START (S) Condition	t _{CAS} ^{*5 *6}	3.00 V or above	38.4 nano	For ENAS0: 1 μ	seconds	Figure 2.94
					For ENAS1: 100 μ		
					For ENAS2: 2 milli		
					For ENAS3: 50 milli		
			1.65 to 1.95 V	38.4 nano	For ENAS0: 1 μ		
					For ENAS1: 100 μ		
					For ENAS2: 2 milli		
					For ENAS3: 50 milli		
Clock Before STOP (P) Condition	t _{CBP}	3.00 V or above	t _{CASmin} / 2	—	seconds	Figure 2.95	
		1.65 to 1.95 V	t _{CASmin} / 2	—			
Current Master to Secondary Master Overlap time during handoff	t _{MMOverlap}	3.00 V or above	t _{DIG_OD_Lmin}	—	ns	Figure 2.101	
		1.65 to 1.95 V	t _{DIG_OD_Lmin}	—			
Bus Available Condition	t _{AVAL} ^{*7}	3.00 V or above	1	—	μs	—	
		1.65 to 1.95 V	1	—			
Bus Idle Condition	t _{IDLE}	3.00 V or above	1	—	ms	—	
		1.65 to 1.95 V	1	—			
Time Internal Where New Master Not Driving SDA Low	t _{MMLock}	3.00 V or above	t _{AVALmin}	—	μs	Figure 2.101	
		1.65 to 1.95 V	t _{AVALmin}	—			

Note 1. This is approximately equal to $t_{LOWmin} + t_{DS_ODmin} + t_{rDA_ODtyp} + t_{SU_ODmin}$.

Note 2. The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above VIH.

Note 3. Based on t_{SPIKE} , rise and fall times, and interconnect.Note 4. This maximum High period may be exceeded when the signals can be safely seen by Legacy I²C Devices, and/or in consideration of the interconnect (e.g., a short Bus).

As a product specification, if this Max value cannot be guaranteed, change this Max value and specify that it cannot be used in the Mixed Bus.

Note 5. On a Legacy Bus where I²C Devices need to see Start

Note 6. Slaves that do not support the optional ENTASx CCCs shall use the t_{CAS} Max value shown for ENTAS3

Note 7. On a Mixed Bus with Fm Legacy I²C Devices, t_{AVAIL} is 300 ns shorter than the Fm Bus Free Condition time (t_{BUF})

Table 2.70 I3C timing (Push-Pull Timing Parameters for SDR and HDR-DDR Modes)

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit	Test conditions
I3C Push-Pull Timing Parameters for SDR and HDR-DDR Modes	SCL Clock Frequency	f _{SCL} ^{*1}	3.00 V or above	0.01	12.5	MHz	—
			1.65 to 1.95 V	0.01	12.5		
	SCL Clock Low Period	t _{LOW}	3.00 V or above	27	—	ns	Figure 2.92
			1.65 to 1.95 V	32	—		
		t _{DIG_L} ^{*2 *4}	3.00 V or above	35	—	ns	Figure 2.92
			1.65 to 1.95 V	40	—		
	SCL Clock High Period for Mixed Bus	t _{HIGH_MIXED}	3.00 V or above	24	—	ns	Figure 2.92
			1.65 to 1.95 V	27	—		
		t _{DIG_H_MIXED} ^{*2 *3}	3.00 V or above	32	45	ns	Figure 2.92
			1.65 to 1.95 V	35	45		
	SCL Clock High Period	t _{HIGH}	3.00 V or above	24	—	ns	Figure 2.92
			1.65 to 1.95 V	27	—		
		t _{DIG_H} ^{*2}	3.00 V or above	32	—	ns	Figure 2.92
			1.65 to 1.95 V	35	—		
	Clock in to Data Out for Slave	t _{SCO}	3.00 V or above	—	12	ns	Figure 2.97
			1.65 to 1.95 V	—	12		
	SCL Clock Rise Time	t _{CR}	3.00 V or above	—	150 × 1 / f _{SCL} (capped at 60)	ns	Figure 2.92
			1.65 to 1.95 V	—	150 × 1 / f _{SCL} (capped at 60)		
	SCL Clock Fall Time	t _{CF}	3.00 V or above	—	150 × 1 / f _{SCL} (capped at 60)	ns	Figure 2.92
			1.65 to 1.95 V	—	150 × 1 / f _{SCL} (capped at 60)		
	SDA Signal Data Hold in Push-Pull Mode	Master	t _{HD_PP} ^{*4*5}	3.00 V or above	t _{CR} + 3 and t _{CF} + 3	—	Figure 2.96
				1.65 to 1.95 V	t _{CR} + 3 and t _{CF} + 3	—	
		Slave	t _{HD_PP} ^{*5}	3.00 V or above	0	—	Figure 2.96
				1.65 to 1.95 V	0	—	
	SDA Signal Data Setup in Push-Pull Mode	t _{SU_PP}	3.00 V or above	12	N/A	ns	Figure 2.98
			1.65 to 1.95 V	18	N/A		
	Clock After Repeated START (Sr)	t _{CASr}	3.00 V or above	t _{CASmin}	N/A	ns	Figure 2.100
			1.65 to 1.95 V	t _{CASmin}	N/A		
	Clock Before Repeated START (Sr)	t _{CBSr}	3.00 V or above	t _{CASmin} / 2	N/A	ns	Figure 2.100
			1.65 to 1.95 V	t _{CASmin} / 2	N/A		
	Capacitive Load per Bus Line (SDA/SCL)	C _b	3.00 V or above	—	50	pF	—
			1.65 to 1.95 V	—	50		

Note 1. $f_{SCL} = 1 / (t_{DIG_L} + t_{DIG_H})$

Note 2. t_{DIG_L} and t_{DIG_H} are the clock Low and High periods as seen at the receiver end of the I3C Bus using V_{IL} and V_{IH} .

Note 3. When communicating with an I3C Device on a mixed Bus, the $t_{DIG_H_MIXED}$ period must be constrained in order to make sure that I²C Devices do not interpret I3C signaling as valid I²C signaling.

Note 4. As both edges are used, the hold time needs to be satisfied for the respective edges; i.e., $t_{CF} + 3$ for falling edge clocks, and $t_{CR} + 3$ for rising edge clocks.

Note 5. In SDR Mode the Hold time parameter is referred to as t_{HD_SDR} , and in DDR Mode it is referred to as t_{HD_DDR} .

Table 2.71 I3C timing (Push-Pull Timing Parameters for HDR-TSP and HDR-TSL Modes)

Setting of the I3C_SCL0, I3C_SDA0 pins are not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit	Test conditions
I3C Push-Pull Timing Parameters for HDR-TSP and HDR-TSL Modes	Edge-to-Edge Period	$t_{EDGE}^{*1 *2}$	3.00 V or above	t_{DIG_H}	—	ns	Figure 2.102
			1.65 to 1.95 V	t_{DIG_H}	—	ns	
	Allowed Difference Between Signals for 'Simultaneous' Change	t_{SKEW}	3.00 V or above	—	11	ns	
			1.65 to 1.95 V	—	11	ns	
	Stable Condition Between Symbols	t_{EYE}	3.00 V or above	12	—	ns	
			1.65 to 1.95 V	12	—	ns	
	Time Between Successive Symbols	t_{SYMBOL}	3.00 V or above	$t_{EDGE \text{ Min}}$	—	ns	
			1.65 to 1.95 V	$t_{EDGE \text{ Min}}$	—	ns	
	Symbol Clock	t_{CLOCK}	3.00 V or above	$1 / f_{SCL} \text{ (Max)}$	—	—	
			1.65 to 1.95 V	$1 / f_{SCL} \text{ (Max)}$	—	—	

Note 1. Edges occur at the rate of $1 / (t_{EDGE} \times 2)$

Note 2. In a Mixed Bus, HDR-TSL shall respect the maximum $t_{DIG_H_MIXED}$ shown in Figure 2.95.




Figure 2.92 t_{DIG_H} and t_{DIG_L}




Figure 2.93 I3C Data Transfer – ACK by Slave




Figure 2.94 I3C START condition Timing




Figure 2.95 I3C STOP condition Timing




Figure 2.96 I3C Master Out Timing




Figure 2.97 I3C Slave Out Timing




Figure 2.98 Master SDR Timing




Figure 2.99 Master DDR Timing




Figure 2.100 T-Bit When Master Ends Read with Repeated START and STOP




Figure 2.101 Master to Master Bus Handoff




Figure 2.102 Ternary Protocol Timing

2.3.14 SSIE Timing

Table 2.72 SSIE timing

(1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register.

(2) Use pins that have a letter appended to their names, for instance “_A”, “_B” or “_C” to indicate group membership. For the SSIE interface, the AC portion of the electrical characteristics is measured for each group.

Parameter			Symbol	VCC	Min.	Max.	Unit	Comments	
SSIBCK	Cycle	Master	t_o	2.70V or above	80	—	ns	Figure 2.103	
				1.62V or above	80	—			
		Slave	t_i	2.70V or above	80	—	ns		
				1.62V or above	80	—			
	High level/ low level	Master	t_{HC}/t_{LC}	2.70V or above	0.35	—	t_o		
				1.62V or above	0.35	—			
		Slave		2.70V or above	0.35	—	t_i		
				1.62V or above	0.35	—			
	Rising time/ falling time	Master	t_{RC}/t_{FC}	2.70V or above	—	0.15	t_o / t_i		
				1.62V or above	—	0.15			
		Slave		2.70V or above	—	0.15	t_o / t_i		
				1.62V or above	—	0.15			
SSILRCK/ SSIFS, SSITXD0, SSIRXD0, SSIDATA1	Input set up time	Master	t_{SR}	2.70V or above	12	—	ns	Figure 2.105, Figure 2.106	
				1.62V or above	20	—			
		Slave		2.70V or above	12	—	ns		
				1.62V or above	12	—			
	Input hold time	Master	t_{HR}	2.70V or above	8	—	ns		
				1.62V or above	8	—			
		Slave		2.70V or above	15	—	ns		
				1.62V or above	15	—			
	Output delay time	Master	t_{DTR}	2.70V or above	−10	5	ns		
				1.62V or above	−10	7			
		Slave		2.70V or above	0	20	ns		
				1.62V or above	0	25			
	Output delay time from SSILRCK/ SSIFS change	Slave	t_{DTRW}	2.70V or above	—	20	ns		Figure 2.107*1
				1.62V or above	—	25			
GTIOC2A, AUDIO_CLK	Cycle		t_{EXcyc}	2.70V or above	20	—	ns	Figure 2.104	
				1.62V or above	40	—			
	High level/ low level		t_{EXL}/t_{EXH}	2.70V or above	0.4	—	t_{EXcyc}		
				1.62V or above	0.4	—			
	Rising time/falling time		t_{EXr}/t_{EXf}	2.70V or above	—	0.1*2	t_{EXcyc}		
				1.62V or above	—	0.1*2			

Note 1. For slave-mode transmission, SSIE has a path, through which the signal input from the SSILRCK/SSIFS pin is used to generate transmit data, and the transmit data is logically output to the SSITXD0 or SSIDATA1 pin.

Note 2. 1μs at the longest.




Figure 2.103 SSIE clock input/output timing




Figure 2.104 Clock input timing




Figure 2.105 SSIE data transmit and receive timing when SSICR.BCKP = 0




Figure 2.106 SSIE data transmit and receive timing when SSICR.BCKP = 1




Figure 2.107 SSIE data output delay after SSILRCK0/SSIFS0 change

2.3.15 SD/MMC Host Interface Timing

Table 2.73 SD/MMC Host Interface signal timing

Conditions:

High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins:

SD0CLK_A, SD0CLK_B, SD0CLK_C, SD1CLK_A, SD1CLK_B

For other pins, high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Clock duty ratio is 50%.

Parameter	Symbol	VCC/VCC2	Min	Max	Unit	Test conditions
SDCLK clock cycle	t _{SDCYC}	2.70 V or above	20	—	ns	Figure 2.108
		1.70 to 1.95 V*1	20	—		
		1.70 to 1.95 V	40	—		
SDCLK clock high pulse width	t _{SDWH}	2.70 V or above	6.5	—	ns	
		1.70 to 1.95 V*1	6.5	—		
		1.70 to 1.95 V	13.0	—		
SDCLK clock low pulse width	t _{SDWL}	2.70 V or above	6.5	—	ns	
		1.70 to 1.95 V*1	6.5	—		
		1.70 to 1.95 V	13.0	—		
SDCLK clock rise time	t _{SDLH}	2.70 V or above	—	3	ns	
		1.70 to 1.95 V*1	—	4		
		1.70 to 1.95 V	—	8		
SDCLK clock fall time	t _{SDHL}	2.70 V or above	—	3	ns	
		1.70 to 1.95 V*1	—	4		
		1.70 to 1.95 V	—	8		
SDCMD/SDDAT output data delay	t _{SDODLY}	2.70 V or above	−7.0	4.0	ns	
		1.70 to 1.95 V*1	−7.0	7.0		
		1.70 to 1.95 V	−15.0	15.0		
SDCMD/SDDAT input data setup	t _{SDIS}	2.70 V or above	4.5	—	ns	
		1.70 to 1.95 V*1	4.5	—		
		1.70 to 1.95 V	20.0	—		
SDCMD/SDDAT input data hold	t _{SDIH}	2.70 V or above	1.5	—	ns	
		1.70 to 1.95 V	1.5	—		

Note: Must use pins that have a letter appended to their name, for instance “_A”, “_B”, to indicate group membership. For the SD/MMC Host interface, the AC portion of the electrical characteristics is measured for each group.

Note: If SD1DAT4_A to SD1DAT7_A are used, characteristics above is guaranteed only when VCC = VCC2.

Note 1. Only supported for Ch0 group B (“SD0*_B”) and Ch1 group A (“SD1*_A”)




Figure 2.108 SD/MMC Host Interface signal timing

2.3.16 CEU Timing

Table 2.74 Capture Engine Unit Signal Timing

Parameter	Symbol	VCC	Min	Max	Unit	Test conditions
Vertical sync (VIO_VD) setup time (Camera clock rising)	t _{VVDS}	2.70 V or above	2.0	—	ns	Figure 2.109 Figure 2.110
		1.62 V or above	4.5	—		
Vertical sync (VIO_VD) setup time (Camera clock falling)	t _{VVDS}	2.70 V or above	2.5	—	ns	
		1.62 V or above	4.5	—		
Vertical sync (VIO_VD) hold time	t _{VVDH}	2.70 V or above	3.5	—	ns	
		1.62 V or above	5.5	—		
Horizontal sync (VIO_HD) setup time (Camera clock rising)	t _{VHDS}	2.70 V or above	2.0	—	ns	
		1.62 V or above	4.5	—		
Horizontal sync (VIO_HD) setup time (Camera clock falling)	t _{VHDS}	2.70 V or above	2.5	—	ns	
		1.62 V or above	4.5	—		
Horizontal sync (VIO_HD) hold time	t _{VHDH}	2.70 V or above	3.5	—	ns	
		1.62 V or above	5.5	—		
Capture image data (VIO_D) setup time (Camera clock rising)	t _{VDTS}	2.70 V or above	2.0	—	ns	
		1.62 V or above	4.5	—		
Capture image data (VIO_D) setup time (Camera clock falling)	t _{VDTS}	2.70 V or above	2.5	—	ns	
		1.62 V or above	4.5	—		
Capture image data (VIO_D) hold time	t _{VDTH}	2.70 V or above	3.5	—	ns	
		1.62 V or above	5.5	—		
Camera clock cycle	t _{VCYC}	2.70 V or above	11.5	—	ns	
		1.62 V or above	23.0	—		
Camera clock high level width	t _{VHW}	2.70 V or above	0.4 × t _{VCYC}	—	ns	
		1.62 V or above	0.4 × t _{VCYC}	—		
Camera clock low level width	t _{VLW}	2.70 V or above	0.4 × t _{VCYC}	—	ns	
		1.62 V or above	0.4 × t _{VCYC}	—		
Field identification signal (VIO_FLD) setup time (Camera clock rising)	t _{VFDS}	2.70 V or above	2.0	—	ns	
		1.62 V or above	4.5	—		
Field identification signal (VIO_FLD) setup time (Camera clock falling)	t _{VFDS}	2.70 V or above	2.5	—	ns	
		1.62 V or above	4.5	—		
Field identification signal (VIO_FLD) hold time	t _{VFDH}	2.70 V or above	3.5	—	ns	
		1.62 V or above	5.5	—		




Figure 2.109 Capture Engine Unit Module Signal Timing of data capturing on the rising edge of VIO_CLK




Figure 2.110 Capture Engine Unit Module Signal Timing of data capturing on the falling edge of VIO_CLK

2.3.17 GLCDC Timing

Table 2.75 GLCDC Timing

Conditions:

LCD_CLK: High drive output is selected when VCC is 2.70V or above, high-speed high drive is selected when VCC is 1.62 to 2.70V in the port drive capability bit in the PmnPFS register.

LCD_DATA: Middle drive output is selected in the port drive capability bit in the PmnPFS register.

Parameter		Symbol	Vcc	Min	Max	Units	Test conditions
LCD_EXTCLK input clock frequency		t _{E_{cyc}}	2.70 V or above	—	60* ¹	MHz	Figure 2.111
			1.62 V or above	—	30* ²		
LCD_EXTCLK input clock low pulse width		t _{WL}	2.70 V or above	0.45	—	t _{E_{cyc}}	
			1.62 V or above	0.45	—		
LCD_EXTCLK input clock high pulse width		t _{WH}	2.70 V or above	0.45	—		
			1.62 V or above	0.45	—		
LCD_CLK output clock frequency		1/t _{L_{cyc}}	2.70 V or above	—	60* ¹	MHz	Figure 2.112
			1.62 V or above	—	30* ²		
LCD_CLK output clock low pulse width		t _{LOL}	2.70 V or above	0.4	0.6	t _{L_{cyc}}	
			1.62 V or above	0.4	0.6		
LCD_CLK output clock high pulse width		t _{LOH}	2.70 V or above	0.4	0.6	t _{L_{cyc}}	
			1.62 V or above	0.4	0.6		
LCD data output delay timing	_A or _B combinations* ³	t _{DD}	2.70 V or above	−3.5	4.0	ns	Figure 2.113
			1.62 V or above	−5.5	10.0		
	_A and _B combinations* ⁴		2.70 V or above	−5.0	5.5		
			1.62 V or above	−7.0	11.5		

Note 1. Parallel RGB888, 666, 565: Maximum 54 MHz


Serial RGB888: Maximum 60 MHz (4x speed)

Note 2. Parallel RGB888, 666, 565: Maximum 27 MHz

Serial RGB888: Maximum 30 MHz (4x speed)

Note 3. Use pins that have a letter appended to their names, for instance, “_A” or “_B”, to indicate.

Note 4. Pins of group “_A” and “_B” combinations are used.

**Figure 2.111 LCD_EXTCLK clock timing**




Figure 2.112 LCD_CLK clock output timing




Figure 2.113 Display output timing

2.3.18 CANFD Timing

Table 2.76 CANFD interface timing

Conditions: Low drive output is selected when VCC is 2.70V or above. Middle drive output is selected when VCC is 1.62V or above.

Conditions: Low drive output is selected when VCC is 2.70 V or above; Middle drive outputs selected when VCC is 1.62 V or above.						
Parameter	Symbol	VCC/VCC2	Min	Max	Unit	Test conditions
Internal delay time	t _{node}	2.70 V or above	—	50	ns	Figure 2.114
		1.62 V or above	—	50		
Transmission rate		2.70 V or above	—	8	Mbps	
		1.62 V or above	—	8		

Note: Internal delay time (t_{node}) = Internal transfer delay time (t_{output}) + Internal receive delay time (t_{input})




Figure 2.114 CANFD interface condition

2.3.19 PDG Timing

Table 2.77 PDG Timing

Parameter	Min	Typ	Max	Unit	Test conditions
Operation frequency	80	—	300	MHz	—
Resolution	—	48.8	—	ps	GTDLYCR.FRANGE[1:0] = 00 and GPTCLK = 300 MHz
	—	52.1	—	ps	GTDLYCR.FRANGE[1:0] = 01 and GPTCLK = 300 MHz
DNL *1	—	±2.0	—	LSB	—

Note 1. This value normalizes the differences between lines in 1-LSB resolution.

2.3.20 ESWM Timing

Table 2.78 ESWM timing (RMII)

Conditions:

1. Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: ETn_MDC, ETn_MDIO.
2. The drive capacity selection and voltage range for pins other than ETn_MDC, ETn_MDIO.

- RMII use: High drive select, VCC = 2.7 to 3.6

Parameter		Symbol	VCC	Min	Max	Unit	Test conditions
ESWM (RMII)	RMIIIn_REF50CK cycle time	Tck	2.70V or above	20	—	ns	Figure 2.116
	RMIIIn_REF50CK frequency, typical 50 MHz	—		—	50 + 100 ppm	MHz	
	RMIIIn_REF50CK duty	—		35	65	%	
	RMIIIn_REF50CK rise/fall time	Tckr/ckf		0.5	3.5	ns	
	RMIIIn_xxxx* ¹ output delay	Tco		2.5	12	ns	
	RMIIIn_xxxx* ² setup time	Tsu		3	—	ns	
	RMIIIn_xxxx* ² hold time	Thd		1	—	ns	
	RMIIIn_xxxx* ¹ * ² rise/fall time	Tr/Tf		0.5	4	ns	

Note 1. RMIIIn_TX_EN, RMIIIn_TXD1, RMIIIn_TXD0.

Note 2. RMIIIn_CRS_DV, RMIIIn_RXD1, RMIIIn_RXD0, RMIIIn_RX_ER.


**Figure 2.116 RMIIIn_REF50CK and RMII signal timing**

Table 2.79 ESWM timing (MII)

Conditions:

1. Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: ETn_MDC, ETn_MDIO.
2. The drive capacity selection and voltage range for pins other than ETn_MDC, ETn_MDIO.
 - MII use only: Middle drive select, VCC = 2.7 to 3.6
 - GMII and MII use: RGMII 2.50 V drive select, VCC = 2.3 to 2.7
 - GMII and MII use: RGMII 3.30 V drive select, VCC = 3.0 to 3.6

Parameter	Symbol	VCC	Min	Max	Unit	Test conditions
ESWM (MII)	ETn_TX_CLK cycle time	2.30 V or above	40	—	ns	Figure 2.117
	ETn_TX_EN output delay		1	20	ns	
	ETn_ETXD0 to ETn_ETXD3 output delay		1	20	ns	
	ETn_RX_CLK cycle time		40	—	ns	Figure 2.118
	ETn_RX_DV setup time		10	—	ns	
	ETn_RX_DV hold time		10	—	ns	
	ETn_ERXD0 to ETn_ERXD3 setup time		10	—	ns	
	ETn_ERXD0 to ETn_ERXD3 hold time		10	—	ns	
	ETn_RX_ER setup time		10	—	ns	
	ETn_RX_ER hold time		10	—	ns	



**Figure 2.117 MII transmission timing in normal operation****Figure 2.118 MII reception timing in normal operation**

Table 2.80 ESWM timing (GMII)

Conditions:

- Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: ETn_MDC, ETn_MDIO.
- The drive capacity selection and voltage range for pins other than ETn_MDC, ETn_MDIO.
 - GMII use at 2.5 V: RGMII 2.50V drive select, VCC = 2.3 to 2.7
 - GMII use at 3.3 V: RGMII 3.30V drive select, VCC = 3.0 to 3.6

Parameter	Symbol	VCC	Min	Max	Unit	Test conditions
ESWM (GMII)	ETn_GTX_CLK Frequency	2.30 V to 3.60 V	125 - 100 ppm	125 + 100 ppm	MHz	Figure 2.119 Figure 2.120
	ETn_GTX_CLK Period		7.5	8.5	ns	
	ETn_RX_CLK Period		7.5	—	ns	
	ETn_GTX_CLK, ETn_RX_CLK Time High		2.5	—	ns	
	ETn_GTX_CLK, ETn_RX_CLK Time Low		2.5	—	ns	
	ETn_GTX_CLK, ETn_RX_CLK Rise Time		—	1	ns	
	ETn_GTX_CLK, ETn_RX_CLK Fall Time		—	1	ns	
	Magnitude of ETn_GTX_CLK, ETn_RX_CLK Slew Rate (rising)*1		0.6	—	V/ns	
	Magnitude of ETn_GTX_CLK, ETn_RX_CLK Slew Rate (falling)*1		0.6	—	V/ns	
	ETn_TXD, ETn_TX_EN, ETn_TX_ER Setup to ↑ETn_GTX_CLK and ETn_RXD, ETn_RX_DV, ETn_RX_ER Setup to ↑ETn_RX_CLK		2.5	—	ns	
	ETn_TXD, ETn_TX_EN, ETn_TX_ER Hold from ↑ETn_GTX_CLK and ETn_RXD, ETn_RX_DV, ETn_RX_ER Hold from ↑ETn_RX_CLK		0.5	—	ns	
	ETn_TXD, ETn_TX_EN, ETn_TX_ER Setup to ↑ETn_GTX_CLK and ETn_RXD, ETn_RX_DV, ETn_RX_ER Setup to ↑ETn_RX_CLK		2	—	ns	
	TXD, TX_EN, TX_ER, ETn_TX_ER Hold from ↑GTX_CLK and RXD, RX_DV, RX_ER Hold from ↑RX_CLK		0	—	ns	

Note 1. Clock Skew rate is the instantaneous rate of change of the clock potential with respect to time (dV/dt), not an average value over the entire rise or fall time interval. Conformance with this specification guarantees that the clock signals will rise and fall monotonically through the switching region.




Figure 2.119 GMII timing




Figure 2.120 GMII output timing measurement conditions

Table 2.81 ESWM timing (RGMII)

Conditions:

- Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: ETn_MDC, ETn_MDIO.
- The drive capacity selection and voltage range for pins other than ETn_MDC, ETn_MDIO.

- RGMII use at 2.5 V: RGMII 2.50V drive select, VCC = 2.3 to 2.7
- RGMII use at 3.3 V: RGMII 3.30V drive select, VCC = 3.0 to 3.6

Parameter	Symbol	VCC	Min	Max	Unit	Test conditions
ESWM (RGMII)	Data to Clock output Skew (at Transmitter)* ¹	2.30 V to 3.60 V	-500	500	ps	Figure 2.121 Figure 2.122 Figure 2.123
	Data to Clock input Skew (at Receiver)* ¹		1	2.6	ns	
	Data to Clock output Setup (at Transmitter-integrated delay)		1.2	—	ns	
	Clock to Data output Hold (at Transmitter-integrated delay)		1.2	—	ns	
	Data to Clock input Setup (at Receiver-integrated delay)		1	—	ns	
	Data to Clock input Hold (at Receiver-integrated delay)		1	—	ns	
	Clock Cycle Duration* ²		7.2	8.8	ns	
	Duty Cycle for Gigabit* ³		45	55	%	
	Duty Cycle for 10/100T* ³		40	60	%	
	Rise / Fall Time (20-80%)		—	0.75	ns	

- Note 1. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5ns and less than 2.0ns will be added to the associated clock signal.
- Note 2. For 10Mbps and 100Mbps, T_{cyc} will scale to 400ns±40ns and 40ns±4ns respectively.
- Note 3. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domain as long as minimum duty cycle is not violated and stretching occurs for no more than three T_{cyc} of the lowest speed transitioned between.




Figure 2.121 RGMII timing




Figure 2.122 RGMII timing (RGMII-ID)




Figure 2.123 RGMII output timing measurement conditions

Table 2.82 ESWM timing (ETn_MDIO, ETn_MDC)

Conditions:

1. Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	VCC	Min	Max	Unit	Test conditions
ESWM (ETn_MDIO, ETn_MDC)	ETHn_MDC output cycle	t_{MDC}	2.70 V or above	80	—	ns	Figure 2.124
			2.30 V or above	160	—	ns	
	ETHn_MDIO setup time (relative to ETHn_MDC↑)	t_{SMDIO}	2.70 V or above	20	—	ns	
			2.30 V or above	40	—	ns	
	ETHn_MDIO hold time (relative to ETHn_MDC↑)	t_{HMDIO}	2.70 V or above	0	—	ns	
			2.30 V or above	0	—	ns	
	ETHn_MDIO output delay time (relative to ETHn_MDC↑)	t_{DMDIO}	2.70 V or above	0	20	ns	
			2.30 V or above	0	40	ns	






Figure 2.124 ETn_MDIO, ETn_MDC timing

2.3.21 PDMIF Timing

Table 2.83 PDMIF timing

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	VCC	Min	Max	Unit	Test conditions
Clock period	t _{PSync}	2.70 V or above	250	4000	ns	Figure 2.124
		1.62 V or above	500	4000		
Clock high level period	t _{PDCKWH}	2.70 V or above	t _{PSYNC} × 0.45	t _{PSYNC} × 0.55	ns	
		1.62 V or above	t _{PSYNC} × 0.45	t _{PSYNC} × 0.55		
Clock low level period	t _{PDCKWL}	2.70 V or above	t _{PSYNC} × 0.45	t _{PSYNC} × 0.55	ns	
		1.62 V or above	t _{PSYNC} × 0.45	t _{PSYNC} × 0.55		
Clock rise time	t _{PDCKr}	2.70 V or above	—	3	ns	
		1.62 V or above	—	5		
Clock fall time	t _{PDCKf}	2.70 V or above	—	3	ns	
		1.62 V or above	—	5		
Setup time	t _{SU}	2.70 V or above	15	—	ns	Figure 2.125 Figure 2.126
		1.62 V or above	30	—		
Hold time	t _H	2.70 V or above	0	—	ns	
		1.62 V or above	0	—		

**Figure 2.124 Timing of clock output (PDM_CLKn)****Figure 2.125 Receive Timing (Synchronized with the rise of PDM_CLKn)**




Figure 2.126 Receive Timing (Synchronized with the fall of PDM_CLKn)

2.4 USB Characteristics

2.4.1 USBFS Timing

Table 2.84 USBFS low-speed characteristics for host only (USB_DP and USB_DM pin characteristics)

Conditions: VCC = VCC_USB = 3.0 to 3.6 V, USBCLK = 48 MHz

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input characteristics	Input high voltage	V_{IH}	2.0	—	V	—
	Input low voltage	V_{IL}	—	0.8	V	—
	Differential input sensitivity	V_{DI}	0.2	—	V	USB_DP - USB_DM
	Differential common-mode range	V_{CM}	0.8	2.5	V	—
Output characteristics	Output high voltage	V_{OH}	2.8	3.6	V	$I_{OH} = -200 \mu A$
	Output low voltage	V_{OL}	0.0	0.3	V	$I_{OL} = 2 \text{ mA}$
	Cross-over voltage	V_{CRS}	1.3	2.0	V	Figure 2.127
	Rise time	t_{LR}	75	300	ns	
	Fall time	t_{LF}	75	300	ns	
	Rise/fall time ratio	t_{LR} / t_{LF}	80	125	%	t_{LR} / t_{LF}
Pull-up and pull-down characteristics	USB_DP and USB_DM pull-down resistance in host controller mode	R_{pd}	14.25	24.80	k Ω	—




Figure 2.127 USB_DP and USB_DM output timing in low-speed mode




Figure 2.128 Test circuit in low-speed mode

Table 2.85 USBFS full-speed characteristics (USB_DP and USB_DM pin characteristics)

Conditions: $V_{CC} = V_{CC_USB} = 3.0$ to 3.6 V, $USBCLK = 48$ MHz

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input characteristics	Input high voltage	V_{IH}	2.0	—	—	V
	Input low voltage	V_{IL}	—	—	0.8	V
	Differential input sensitivity	V_{DI}	0.2	—	—	V
	Differential common-mode range	V_{CM}	0.8	—	2.5	V
Output characteristics	Output high voltage	V_{OH}	2.8	—	3.6	V
	Output low voltage	V_{OL}	0.0	—	0.3	V
	Cross-over voltage	V_{CRS}	1.3	—	2.0	V
	Rise time	t_{LR}	4	—	20	ns
	Fall time	t_{LF}	4	—	20	ns
	Rise/fall time ratio	t_{LR} / t_{LF}	90	—	111.11	%
	Output resistance	Z_{DRV}	28	—	44	Ω
Pull-up and pull-down characteristics	DM pull-up resistance in device controller mode	R_{pu}	0.900	—	1.575	kΩ
			1.425	—	3.090	kΩ
	USB_DP and USB_DM pull-down resistance in host controller mode	R_{pd}	14.25	—	24.80	kΩ




Figure 2.129 USB_DP and USB_DM output timing in full-speed mode




Figure 2.130 Test circuit in full-speed mode

2.4.2 USBHS Timing

Table 2.86 USBHS low-speed characteristics for host only (USB_DP and USB_DM pin characteristics)

Conditions: USBHS_RREF = 2.2 kΩ ± 1%, USBMCLK = 12/20/24/48 MHz, USBCLK = 48MHz, USB60CLK = 60MHz

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Input characteristics	Input high voltage	V_{IH}	2.0	—	—	V	—
	Input low voltage	V_{IL}	—	—	0.8	V	—
	Differential input sensitivity	V_{DI}	0.2	—	—	V	USB_DP - USB_DM
	Differential common-mode range	V_{CM}	0.8	—	2.5	V	—
Output characteristics	Output high voltage	V_{OH}	2.8	—	3.6	V	$I_{OH} = -200 \mu A$
	Output low voltage	V_{OL}	0.0	—	0.3	V	$I_{OL} = 2 \text{ mA}$
	Cross-over voltage	V_{CRS}	1.3	—	2.0	V	Figure 2.131
	Rise time	t_{LR}	75	—	300	ns	
	Fall time	t_{LF}	75	—	300	ns	
	Rise/fall time ratio	t_{LR} / t_{LF}	80	—	125	%	t_{LR} / t_{LF}
Pull-up and pull-down characteristics	USB_DP and USB_DM pull-down resistance in host controller mode	R_{pd}	14.25	—	24.80	kΩ	—




Figure 2.131 USB_DP and USB_DM output timing in low-speed mode




Figure 2.132 Test circuit in low-speed mode

Table 2.87 USBHS full-speed characteristics (USB_DP and USB_DM pin characteristics)

Conditions: USBHS_RREF = 2.2 kΩ ± 1%, USBMCLK = 12/20/24/48 MHz, USBCLK = 48MHz, USB60CLK = 60MHz

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Input characteristics	Input high voltage	V _{IH}	2.0	—	—	V	—
	Input low voltage	V _{IL}	—	—	0.8	V	—
	Differential input sensitivity	V _{DI}	0.2	—	—	V	USB_DP - USB_DM
	Differential common-mode range	V _{CM}	0.8	—	2.5	V	—
Output characteristics	Output high voltage	V _{OH}	2.8	—	3.6	V	I _{OH} = −200 μA
	Output low voltage	V _{OL}	0.0	—	0.3	V	I _{OL} = 2 mA
	Cross-over voltage	V _{CRS}	1.3	—	2.0	V	Figure 2.133
	Rise time	t _{LR}	4	—	20	ns	
	Fall time	t _{LF}	4	—	20	ns	
	Rise/fall time ratio	t _{LR} / t _{LF}	90	—	111.11	%	t _{FR} / t _{FF}
	Output resistance	Z _{DRV}	40.5	—	49.5	Ω	Rs Not used (PHYSET.REPSEL[1:0] = 01b and PHYSET. HSEB = 0)
Pull-up and pull-down characteristics	DM pull-up resistance in device controller mode	R _{pu}	0.900	—	1.575	kΩ	During idle state
			1.425	—	3.090	kΩ	During transmission and reception
	USB_DP and USB_DM pull-down resistance in host controller mode	R _{pd}	14.25	—	24.80	kΩ	—




Figure 2.133 USB_DP and USB_DM output timing in full-speed mode




Figure 2.134 Test circuit in full-speed mode

Table 2.88 USB High Speed Characteristics (USB_DP and USB_DM Pin Characteristics)

Conditions: USBHS_RREF = 2.2 kΩ ± 1%, USBMCLK = 12/20/24/48 MHz

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Input characteristics	Squelch detect sensitivity	V_{HSSQ}	100	—	150	mV	Figure 2.135
	Disconnect detect sensitivity	V_{HSDSC}	525	—	648	mV	Figure 2.136
	Common mode voltage	V_{HSCM}	-50	—	500	mV	—
Output characteristics	Idle state	V_{HSOI}	-10	—	10	mV	—
	Output high level voltage	V_{HSOH}	360	—	440	mV	—
	Output low level voltage	V_{HSOL}	-10	—	10	mV	—
	Chirp J output voltage (difference)	V_{CHIRPJ}	700	—	1100	mV	—
	Chirp K output voltage (difference)	V_{CHIRPK}	-900	—	-500	mV	—
AC characteristics	Rise time	t_{HSR}	500	—	—	ps	—
	Fall time	t_{HSF}	500	—	—	ps	Figure 2.137
	Output resistance	Z_{HSDRV}	40.5	—	49.5	Ω	—




Figure 2.135 USB_DP and USB_DM squelch detect sensitivity (high-speed)




Figure 2.136 USB_DP and USB_DM disconnect detect sensitivity (high-speed)




Figure 2.137 USB_DP and USB_DM output timing (high-speed)




Figure 2.138 Test circuit (high-speed)

Table 2.89 USBHS high-speed characteristics (USB_DP and USB_DM pin characteristics)

Conditions: USBHS_RREF = 2.2 kΩ ± 1%, USBMCLK = 12/20/24/48 MHz

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Battery Charging Specification	D+ sink current	I_{DP_SINK}	25	—	175	μA	—
	D- sink current	I_{DM_SINK}	25	—	175	μA	—
	DCD source current	I_{DP_SRC}	7	—	13	μA	—
	Data detection voltage	V_{DAT_REF}	0.25	—	0.4	V	—
	D+ source voltage	V_{DP_SRC}	0.5	—	0.7	V	Output current = 250 μA
	D- source voltage	V_{DM_SRC}	0.5	—	0.7	V	Output current = 250 μA

2.5 MIPI D-PHY Characteristics

Table 2.90 Pin Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Note
Pin leakage current	I_{LEAK}	-100	—	100	μA	
Pin signal voltage range	V_{PIN}	-50	—	1350	mV	
Ground shift	V_{GNDSH}	-50	—	50	mV	

Table 2.91 HS-TX Characteristics (1 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Note
HS transmit static common-mode voltage	V_{CMTX}	150	200	250	mV	
Vcmix mismatch when output is Differential-1 or Differential-0	$ \Delta V_{CMTX(1,0)} $	—	—	5.0	mV	
HS transmit differential voltage	$ V_{OD} $	140	200	270	mV	
VOD mismatch when output is Differential-1 or Differential-0	$ \Delta V_{OD} $	—	—	14.0	mV	
HS output high voltage	V_{OHHS}	—	—	360	mV	

Table 2.91 HS-TX Characteristics (2 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Single ended output impedance	Z_{OS}	40.0	50.0	62.5	Ω	
Single ended output impedance mismatch	ΔZ_{OS}	—	—	20	%	
Datarate	—	40	—	720	Mbps	1 lane
TX Data to Clock Skew	$T_{SKEW[TX]}$	-0.15	—	0.15	UIhs	
Common-level variations above 450MHz	$\Delta V_{CMTX(HF)}$	—	—	15.0	mVrms	
Common-level variations between 50-450MHz	$\Delta V_{CMTX(LF)}$	—	—	25.0	mVpeak	
20%-80% rise time and fall time	t_R	—	—	0.3	UIhs	
		100	—	—	ps	
	t_F	—	—	0.3	UIhs	
		100	—	—	ps	
Clock UI instantaneous	UI_{INST}	—	—	12.5	ns	
Clock UI variation	ΔUI	-10 %	—	10 %	UIhs	
Differential Return Loss	f_{HMIN}	S_{ddTX}	—	—	-15.00	dB
	f_{HMIN}		—	—	-4.50	
	f_{MAX}		—	—	-2.50	
Common-mode Return Loss	$1/4f_{INT MIN}$	S_{ccTX}	—	—	0.00	dB
	$f_{INT MIN}$		—	—	-6.00	
	f_{MAX}		—	—	-6.00	

Table 2.92 LP-TX Characteristics (1 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Thevenin output high level	V_{OH}	1.10	1.20	1.30	V	
Thevenin output low level	V_{OL}	-50	—	50	mV	
Output impedance of LP transmitter	high input	Z_{OLP}	110	—	Ω	
	low input	Z_{OLP}	110	—	Ω	
15%-85% rise time and fall time	T_{RLP}	—	—	25.0	ns	
	T_{FLP}	—	—	25.0	ns	
30%-85% rise time and fall time	T_{REOT}	—	—	35.0	ns	
Pulse width of the LP exclusive-OR clock	First LP exclusive-OR clock pulse after Stop state or last pulse before Stop state	$T_{LP-PULSE-TX}$	40	—	—	ns
	All other pulses		20	—	—	ns
Period of the LP exclusive-OR clock	$T_{LP-PER-TX}$	90	—	—	ns	

Table 2.92 LP-TX Characteristics (2 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Note
Slew rate at C _{LOAD} = 0pF	rise	$\delta V/\delta t_{SR}$	—	—	500	mV/ns	
	fall		—	—	500	mV/ns	
Slew rate at C _{LOAD} = 5pF	rise		—	—	300	mV/ns	
	fall		—	—	300	mV/ns	
Slew rate at C _{LOAD} = 20pF	rise		—	—	250	mV/ns	
	fall		—	—	250		
Slew rate at C _{LOAD} = 70pF	rise		—	—	150	mV/ns	
	fall		—	—	150	mV/ns	
Slew rate at C _{LOAD} = 0 to 70pF (falling edge only)			30	—	—	mV/ns	
Slew rate at C _{LOAD} = 0 to 70pF (rising edge only)			30	—	—	mV/ns	
Slew rate at C _{LOAD} = 0 to 70pF (rising edge only)			30 – 0.075 × (V _{o,inst} – 700)	—	—	mV/ns	V _{o,inst} is the instantaneous output voltage in millivolts
Load capacitance		C _{LOAD}	0	—	70	pF	

Table 2.93 HS-RX Characteristics (1 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Note
Common-mode voltage HS receiver mode		V _{CMRX} (DC)	mV	70	—	330	
Differential input impedance		Z _{ID}	Ω	80	100	125	
Differential input impedance in unterminated mode		Z _{ID_OPEN}	kΩ	10k	—	—	
RX Data to Clock Setup Time Tolerance		T _{SETUP[RX]}	UI _{hs}	-0.15	—	0.15	
		T _{HOLD[RX]}	UI _{hs}	-0.15	—	0.15	
Common-mode interference beyond 450MHz		V _{CMRX} (HF)	mV	—	—	100	
Common-mode interference 50MHz – 450MHz		V _{CMRX} (LF)	mV	-50	—	50	
Differential input high threshold		V _{IDTH}	mV	—	—	70	
Differential input low threshold		V _{IDTL}	mV	-70	—	—	
Single-ended input high voltage		V _{IHHS}	mV	—	—	460	
Single-ended input low voltage		V _{ILHS}	mV	-40	—	—	
Single-ended threshold for HS termination enable		V _{TERM-EN}	mV	—	—	450	
Common-mode termination		C _{CM}	pF	—	—	60	
Datarate		D _{atarate}	Mbps	80	—	720	
Differential Return Loss	f _{HMIN}	S _{ddRX}	dB	—	—	-15	
	f _{HMIN}		dB	—	—	-8.5	
	f _{MAX}		dB	—	—	-2.9	
Common-mode Return Loss	1/4f _{INT MIN}	S _{ccRX}	dB	—	—	0	
	f _{INT MIN}		dB	—	—	-6	
	f _{MAX}		dB	—	—	-6	

Table 2.93 HS-RX Characteristics (2 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Mode-Conversion Limits	Sdc _{RX}	dB	—	—	-26	

Table 2.94 LP-RX Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Note
Logic 1 input voltage	V _{IH}	740	—	—	mV	
Logic 0 input voltage, not in ULP state	V _{IL}	—	—	550	mV	
Logic 0 input voltage, ULP state	V _{IL-ULPS}	—	—	300	mV	
Input hysteresis	V _{HYST}	25.0	—	—	mV	
Input pulse rejection	e _{SPIKE}	—	—	300	Vps	
Minimum pulse width response	T _{MIN-RX}	20	—	—	ns	
Peak interference amplitude	V _{INT}	—	—	200	mV	
Interference frequency	f _{INT}	450	—	—	MHz	

Table 2.95 LP-CD Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Note
Logic 1 contention threshold	V _{IHCD}	450	—	—	mV	
Logic 0 contention threshold	V _{ILCD}	—	—	200	mV	
Input pulse rejection	e _{SPIKE}	—	—	300	Vps	
Peak interference amplitude	V _{INT}	—	—	200	mV	
Interference frequency	f _{INT}	450	—	—	MHz	

2.6 ADC Characteristics

Table 2.96 A/D conversion characteristics (common) (1 of 3)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter	Min	Typ	Max	Unit	Test conditions
A/D conversion clock frequency (ADCLK)	25	50	60	MHz	AVCC: 2.7 to 3.63 V VCC: 2.7 to 3.63 V VREFH0/VREFH: 2.7 V to AVCC
Successive approximation time	100	—	200	ns	

Table 2.96 A/D conversion characteristics (common) (2 of 3)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions		
A/D sampling time (Normal mode)	Self-calibration				SAR mode	$1 \times t_{ADcyc} + 40$	—	—	ns	AVCC: 2.7 to 3.63 V VCC: 2.7 to 3.63 V VREFH0/VREFH: 2.7 V to AVCC tCmp=100ns	
					Oversampling mode	$1 \times t_{ADcyc} + 40$	—	—	ns		
	Self-diagnosis				SAR mode	$1 \times t_{ADcyc} + 40$	—	—	ns		
					Oversampling mode	$1 \times t_{ADcyc} + 40$	—	—	ns		
	A/D conversion	High-speed channels	Without channel dedicated sample and hold circuits	(AN000 to AN005) (AN006 to AN011)	SAR mode	$1 \times t_{ADcyc} + 40$	—	—	ns		
					Oversampling mode (One-channel continuous scan mode)	40	—	—	ns		
					Oversampling mode (Single/Continuous scan mode)	$1 \times t_{ADcyc} + 40$	—	—	ns		
				With channel-dedicated sample-and-hold circuits	(AN000 to AN005) (AN006 to AN011)	SAR mode	$1 \times t_{ADcyc} + 160$	—	—		ns
						Hybrid mode	$1 \times t_{ADcyc} + 160$	—	—		ns
			Middle-speed channels		(AN012 to AN015)	SAR mode	180	—	—		ns
		Oversampling mode				200	—	—	ns		
		Low-speed channels		(AN016 to AN022)	SAR mode	400	—	—	ns		
Oversampling mode					400	—	—	ns			
A/D sampling time (High accuracy mode)		Self-calibration				SAR mode	$1 \times t_{ADcyc} + 140^{*1}$	—	—	ns	
	Hybrid mode					$1 \times t_{ADcyc} + 140^{*1}$	—	—	ns		
	Self-diagnosis				SAR mode	$1 \times t_{ADcyc} + 140^{*1}$	—	—	ns		
					Hybrid mode	$1 \times t_{ADcyc} + 140^{*1}$	—	—	ns		
	A/D conversion	High-speed channels	Without channel dedicated sample and hold circuits	(AN000 to AN005) (AN006 to AN011)	SAR mode	$1 \times t_{ADcyc} + 140^{*1}$	—	—	ns		
					Hybrid mode	$1 \times t_{ADcyc} + 140^{*1}$	—	—	ns		
				With channel-dedicated sample-and-hold circuits	(AN000 to AN005) (AN006 to AN011)	SAR mode	$1 \times t_{ADcyc} + 320$	—	—	ns	
						Hybrid mode	$1 \times t_{ADcyc} + 320$	—	—	ns	
		Middle-speed channels		(AN012 to AN015)	SAR mode	400	—	—	ns		
					Hybrid mode	440	—	—	ns		
		Low-speed channels		(AN016 to AN022)	SAR mode	840	—	—	ns		
					Hybrid mode	840	—	—	ns		

Table 2.96 A/D conversion characteristics (common) (3 of 3)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter				Min	Typ	Max	Unit	Test conditions
Channel dedicated sample and hold circuits	Sampling time	Self-calibration		400	—	—	ns	AVCC: 2.7 to 3.63 V VCC: 2.7 to 3.63 V VREFH0/VREFH: 2.7 V to AVCC
		A/D conversion		400	—	—	ns	
	Hold mode switching time		40	—	—	ns		
	Hold time		—	—	5	μs		
	Operation stabilization time	A/D start-up time		2	—	—	μs	
Channel-dedicated sample-and-hold circuits start-up time		2	—	—	μs			
A/D shut-down time		1	—	—	μs			
Analog input voltage range	Single-ended input voltage	Unit 0	AN000 to AN005, AN012, AN014	VREFL0	—	VREFH0	V	—
			AN016 to AN018	VREFL0	—	VREFH0	V	VCC ≥ VREFH0
				VREFL0	—	VCC	V	VCC < VREFH0
			AN019 to AN022	VREFL0	—	VREFH0	V	VCC2 ≥ VREFH0
				VREFL0	—	VCC2	V	VCC2 < VREFH0
		Unit 1	AN006 to AN011, AN013, AN015	VREFL	—	VREFH	V	—
			AN016 to AN018	VREFL	—	VREFH	V	VCC ≥ VREFH
				VREFL	—	VCC	V	VCC < VREFH
			AN019 to AN022	VREFL	—	VREFH	V	VCC2 ≥ VREFH
				VREFL	—	VCC2	V	VCC2 < VREFH
	Differential input voltage ^{*2}	Unit 0	AN000 to AN005	-VREFH0	—	+VREFH0	V	—
			Unit 1	AN006 to AN011	-VREFH	—	+VREFH	V

Note: t_{ADcyc} : ADCLK cycleNote: t_{Cmp} : Successive approximation timeNote 1. If t_{Cmp} is greater than 100ns, the A/D sampling time should be greater than the following equation.

$$1 \times t_{ADcyc} + 1.6 \times t_{Cmp}$$

Note 2. Differential input voltage is ($A_{INP} - A_{INN}$).

A/D Converter Unit 0:

- A_{INP} is input voltage of A_{Nx} , and $VREFL0 \leq A_{INP} \leq VREFH0$.
- A_{INN} is input voltage of A_{Ny} , and $VREFL0 \leq A_{INN} \leq VREFH0$.

A/D Converter Unit 1:

- A_{INP} is input voltage of A_{Nx} , and $VREFL \leq A_{INP} \leq VREFH$.
- A_{INN} is input voltage of A_{Ny} , and $VREFL \leq A_{INN} \leq VREFH$.

(x = 2i, y = 2i + 1, i = 0, 1, 2... (any integer))

Table 2.97 A/D conversion characteristics (common) (1 of 2)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions		
A/D conversion clock frequency (ADCLK)					25	50	60	MHz	AVCC: 1.62 to 2.7 V VCC: 1.62 to 2.7 V VREFH0/VREFH: 1.62 V to AVCC		
Successive approximation time					200	—	200	ns			
A/D sampling time (Normal mode)	Self-calibration				SAR mode	$1 \times t_{ADcyc} + 420$	—	—	ns	AVCC: 1.62 to 2.7 V VCC: 1.62 to 2.7 V VREFH0/VREFH: 1.62 V to AVCC tCmp=200ns	
					Oversampling mode	$1 \times t_{ADcyc} + 420$	—	—	ns		
	Self-diagnosis				SAR mode	$1 \times t_{ADcyc} + 420$	—	—	ns		
					Oversampling mode	$1 \times t_{ADcyc} + 420$	—	—	ns		
	A/D conversion	High-speed channels	Without channel dedicated sample and hold circuits	(AN000 to AN005) (AN006 to AN011)	SAR mode	$1 \times t_{ADcyc} + 420$	—	—	ns		
					Oversampling mode (One-channel continuous scan mode)	440	—	—	ns		
					Oversampling mode (Single/Continuous scan mode)	$1 \times t_{ADcyc} + 420$	—	—	ns		
		Middle-speed channels		(AN012 to AN015)	SAR mode	560	—	—	ns		
					Oversampling mode	560	—	—	ns		
		Low-speed channels		(AN016 to AN022)	SAR mode	800	—	—	ns		
					Oversampling mode	800	—	—	ns		
		Self-calibration				SAR mode	$1 \times t_{ADcyc} + 780$	—	—	ns	
Hybrid mode	$1 \times t_{ADcyc} + 780$					—	—	ns			
Self-diagnosis				SAR mode	$1 \times t_{ADcyc} + 780$	—	—	ns			
				Hybrid mode	$1 \times t_{ADcyc} + 780$	—	—	ns			
A/D conversion	High-speed channels	Without channel dedicated sample and hold circuits		(AN000 to AN005) (AN006 to AN011)	SAR mode	$1 \times t_{ADcyc} + 780$	—	—	ns		
			Hybrid mode		$1 \times t_{ADcyc} + 780$	—	—	ns			
	Middle-speed channels		(AN012 to AN015)	SAR mode	1200	—	—	ns			
				Hybrid mode	1200	—	—	ns			
	Low-speed channels		(AN016 to AN022)	SAR mode	1680	—	—	ns			
				Hybrid mode	1680	—	—	ns			
	Operation		A/D start-up time				2	—	—	ns	AVCC: 1.62 to 2.7 V VCC: 1.62 to 2.7 V VREFH0/VREFH: 1.62 V to AVCC
			A/D shut-down time				1	—	—	ns	

Table 2.97 A/D conversion characteristics (common) (2 of 2)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter				Min	Typ	Max	Unit	Test conditions
Analog input voltage range	Single-ended input voltage	Unit 0	AN000 to AN005, AN012, AN014	VREFL0	—	VREFH0	V	—
			AN016 to AN018	VREFL0	—	VREFH0	V	VCC ≥ VREFH0
				VREFL0	—	VCC	V	VCC < VREFH0
			AN019 to AN022	VREFL0	—	VREFH0	V	VCC2 ≥ VREFH0
				VREFL0	—	VCC2	V	VCC2 < VREFH0
		Unit 1	AN006 to AN011, AN013, AN015	VREFL	—	VREFH	V	—
			AN016 to AN018	VREFL	—	VREFH	V	VCC ≥ VREFH
				VREFL	—	VCC	V	VCC < VREFH
			AN019 to AN022	VREFL	—	VREFH	V	VCC2 ≥ VREFH
				VREFL	—	VCC2	V	VCC2 < VREFH
	Differential input voltage*1	Unit 0	AN000 to AN005	-VREFH0	—	+VREFH0	V	—
		Unit 1	AN006 to AN011	-VREFH	—	+VREFH	V	—

Note: t_{ADcyc} : ADCLK cycleNote: t_{Cmp} : Successive approximation timeNote 1. Differential input voltage is ($A_{INP} - A_{INN}$).

A/D Converter Unit 0:

- A_{INP} is input voltage of A_{Nx} , and $VREFL0 \leq A_{INP} \leq VREFH0$.
- A_{INN} is input voltage of A_{Ny} , and $VREFL0 \leq A_{INN} \leq VREFH0$.

A/D Converter Unit 1:

- A_{INP} is input voltage of A_{Nx} , and $VREFL \leq A_{INP} \leq VREFH$.
- A_{INN} is input voltage of A_{Ny} , and $VREFL \leq A_{INN} \leq VREFH$.

(x = 2i, y = 2i + 1, i = 0, 1, 2... (any integer))

Table 2.98 A/D conversion characteristics (SAR mode : DCDC mode) (1 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Resolution					—	—	12	bit	—
SAR mode	Single-ended input	Normal mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.16	—	—	μs	- ADCLK: 50 MHz - Sampling time: 3 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±3	±6.5	LSB	BGA package
						—	±3	±7.5	LSB	LQFP package
					Full-scale error	—	±3	±6.5	LSB	BGA package
						—	±3	±7.5	LSB	LQFP package
					Absolute accuracy	—	±4	±11	LSB	BGA package
						—	±4	±14	LSB	LQFP package
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	BGA package
						—	±1	-1 to +2.0	LSB	LQFP package
					INL integral nonlinearity error	—	±2	±3	LSB	BGA package
						—	±2	±5	LSB	LQFP package
		High-speed channels (AN000 to AN005) (AN006 to AN011)	With channel dedicated sample and hold circuits	Conversion time ^{*2}	1.00	—	—	—	μs	- ADCLK: 50 MHz - Sampling time of channel-dedicated sample-and-hold circuits: 35 ADCLK - Hold mode switching time of channel-dedicated sample-and-hold circuits: 2 ADCLK - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±6.75	LSB	BGA package	
					—	±1.5	±7.5	LSB	LQFP package	
				Full-scale error	—	±1.5	±6.75	LSB	BGA package	
					—	±1.5	±7.5	LSB	LQFP package	
				Absolute accuracy	—	±5	±10.5	LSB	BGA package	
					—	±5	±11.5	LSB	LQFP package	
				DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	BGA package	
					—	±1	-1 to +2.0	LSB	LQFP package	
				INL integral nonlinearity error	—	±2.5	±3.5	LSB	BGA package	
					—	±2.5	±5.5	LSB	LQFP package	

Table 2.98 A/D conversion characteristics (SAR mode : DCDC mode) (2 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	High accuracy mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.26	—	—	μs	- ADCLK: 50 MHz - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±4.5	LSB	BGA package
						—	±1.5	±5.5	LSB	LQFP package
					Full-scale error	—	±1.5	±4.5	LSB	BGA package
						—	±1.5	±5.5	LSB	LQFP package
					Absolute accuracy	—	±4	±7	LSB	BGA package
						—	±4	±10	LSB	LQFP package
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	BGA package
						—	±1	-1 to +2.0	LSB	LQFP package
					INL integral nonlinearity error	—	±2	±3	LSB	BGA package
						—	±2	±5	LSB	LQFP package
			High-speed channels (AN000 to AN005) (AN006 to AN011)	With channel dedicated sample and hold circuits	Conversion time ^{*2}	1.72	—	—	μs	- ADCLK: 50 MHz - Sampling time of channel-dedicated sample-and-hold circuits: 63 ADCLK - Hold mode switching time of channel-dedicated sample-and-hold circuits: 2 ADCLK - Sampling time: 16 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±6.75	LSB	BGA package
						—	±1.5	±7.5	LSB	LQFP package
					Full-scale error	—	±1.5	±6.75	LSB	BGA package
						—	±1.5	±7.5	LSB	LQFP package
					Absolute accuracy	—	±4.5	±9	LSB	BGA package
						—	±4.5	±9.5	LSB	LQFP package
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	BGA package
						—	±1	-1 to +2.0	LSB	LQFP package
					INL integral nonlinearity error	—	±2.5	±3.5	LSB	BGA package
						—	±2.5	±4.5	LSB	LQFP package

Table 2.98 A/D conversion characteristics (SAR mode : DCDC mode) (3 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	Normal mode	Middle-speed channels (AN012 to AN015)	Conversion time ^{*1}	0.28	—	—	μs	- ADCLK: 50 MHz - Sampling time: 9 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±6.5	LSB	BGA package
					—	±1.5	±6.5	LSB	LQFP package
				Full-scale error	—	±1.5	±6.5	LSB	BGA package
					—	±1.5	±6.5	LSB	LQFP package
				Absolute accuracy	—	±4	±11	LSB	BGA package
					—	±4	±15	LSB	LQFP package
				DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	BGA package
					—	±1	-1 to +2.0	LSB	LQFP package
				INL integral nonlinearity error	—	±2	±3	LSB	BGA package
					—	±2	±3	LSB	LQFP package
			Low-speed channels (AN016 to AN022)	Conversion time ^{*1}	0.5	—	—	μs	- ADCLK: 50 MHz - Sampling time: 20 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±6.5	LSB	—
				Full-scale error	—	±1.5	±6.5	LSB	—
				Absolute accuracy	—	±5.5	±11	LSB	—
				DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±4	LSB	—

Table 2.98 A/D conversion characteristics (SAR mode : DCDC mode) (4 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	High accuracy mode	Middle-speed channels (AN012 to AN015)	Conversion time*1	0.5	—	—	μs	- ADCLK: 50 MHz - Sampling time: 20 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±4.5	LSB	BGA package
					—	±1.5	±4.5	LSB	LQFP package
				Full-scale error	—	±1.5	±4.5	LSB	BGA package
					—	±1.5	±4.5	LSB	LQFP package
				Absolute accuracy	—	±4	±7	LSB	BGA package
					—	±4	±11	LSB	LQFP package
				DNL differential nonlinearity error *3	—	±1	-1 to +1.5	LSB	BGA package
					—	±1	-1 to +2.0	LSB	LQFP package
				INL integral nonlinearity error	—	±2	±3	LSB	BGA package
					—	±2	±4.5	LSB	LQFP package
			Low-speed channels (AN016 to AN022)	Conversion time*1	0.94	—	—	μs	- ADCLK: 50 MHz - Sampling time: 42 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±4.5	LSB	—
				Full-scale error	—	±1.5	±4.5	LSB	—
				Absolute accuracy	—	±5.5	±8	LSB	—
				DNL differential nonlinearity error *3	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±4	LSB	—

Table 2.98 A/D conversion characteristics (SAR mode : DCDC mode) (5 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Differential input	Normal mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.16	—	—	μs	- ADCLK: 50 MHz - Sampling time: 3 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±2	±3.5	LSB	—
					Full-scale error	—	±2	±3.5	LSB	—
					Absolute accuracy	—	±3	±6	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±0.75	±1	LSB	—
					INL integral nonlinearity error	—	±1.5	±2	LSB	—
			High-speed channels (AN000 to AN005) (AN006 to AN011)	With channel dedicated sample and hold circuits	Conversion time ^{*2}	1.00	—	—	μs	- ADCLK: 50 MHz - Sampling time of channel-dedicated sample-and-hold circuits: 35 ADCLK - Hold mode switching time of channel-dedicated sample-and-hold circuits: 2 ADCLK - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±6.75	LSB	—
					Full-scale error	—	±1.5	±6.75	LSB	—
					Absolute accuracy	—	±3.5	±10.5	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2.5	±3.5	LSB	—

Table 2.98 A/D conversion characteristics (SAR mode : DCDC mode) (6 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Differential input	High accuracy mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.26	—	—	μs	- ADCLK: 50 MHz - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1	±2.5	LSB	—
					Full-scale error	—	±1	±2.5	LSB	—
					Absolute accuracy	—	±2	±4	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±0.75	±1	LSB	—
					INL integral nonlinearity error	—	±1.5	±2	LSB	—
			High-speed channels (AN000 to AN005) (AN006 to AN011)	With channel dedicated sample and hold circuits	Conversion time ^{*2}	1.72	—	—	μs	- ADCLK: 50 MHz - Sampling time of channel-dedicated sample-and-hold circuits: 63 ADCLK - Hold mode switching time of channel-dedicated sample-and-hold circuits: 2 ADCLK - Sampling time: 16 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±6.75	LSB	—
					Full-scale error	—	±1.5	±6.75	LSB	—
					Absolute accuracy	—	±3.5	±9	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2.5	±3.5	LSB	—

Note: These specification values are applicable when only one ADC16H is operating, DAC12 and ACMPHS are not operating, and there is no access to the external bus during A/D conversion.

If other ADC unit, DAC12, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the ADC16H is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and ADC16H input voltage is stable.

Note 1. Without channel dedicated sample and hold circuits; The conversion time is the sum of the sampling time and the successive approximation time. Each of the above state is indicated for the test conditions.

Note 2. With channel-dedicated sample-and-hold circuits; The conversion time is the sum of the sampling time of channel-dedicated sample-and-hold circuits, the hold mode switching time, the sampling time and the successive approximation time. Each of the above state is indicated for the test conditions.

Note 3. DNL is measured using the Histogram Method, so the lower limit value is -1.

Table 2.99 A/D conversion characteristics (SAR mode : External VDD mode) (1 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Resolution					—	—	12	bit	—
SAR mode	Single-ended input	Normal mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.16	—	—	μs	- ADCLK: 50 MHz - Sampling time: 3 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±3	±6.5	LSB	—
					Full-scale error	—	±3	±6.5	LSB	—
					Absolute accuracy	—	±4	±11	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2	±3	LSB	—
			High-speed channels (AN000 to AN005) (AN006 to AN011)	With channel dedicated sample and hold circuits	Conversion time ^{*2}	1.00	—	—	μs	- ADCLK: 50 MHz - Sampling time of channel-dedicated sample-and-hold circuits: 35 ADCLK - Hold mode switching time of channel-dedicated sample-and-hold circuits: 2 ADCLK - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±6.75	LSB	—
					Full-scale error	—	±1.5	±6.75	LSB	—
					Absolute accuracy	—	±5	±10.5	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2.5	±3.5	LSB	—

Table 2.99 A/D conversion characteristics (SAR mode : External VDD mode) (2 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	High accuracy mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.26	—	—	μs	- ADCLK: 50 MHz - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±4.5	LSB	—
					Full-scale error	—	±1.5	±4.5	LSB	—
					Absolute accuracy	—	±4	±7	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2	±3	LSB	—
			High-speed channels (AN000 to AN005) (AN006 to AN011)	With channel dedicated sample and hold circuits	Conversion time ^{*2}	1.72	—	—	μs	- ADCLK: 50 MHz - Sampling time of channel-dedicated sample-and-hold circuits: 63 ADCLK - Hold mode switching time of channel-dedicated sample-and-hold circuits: 2 ADCLK - Sampling time: 16 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±6.75	LSB	—
					Full-scale error	—	±1.5	±6.75	LSB	—
					Absolute accuracy	—	±4.5	±9	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2.5	±3.5	LSB	—

Table 2.99 A/D conversion characteristics (SAR mode : External VDD mode) (3 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	Normal mode	Middle-speed channels (AN012 to AN015)	Conversion time ^{*1}	0.28	—	—	μs	- ADCLK: 50 MHz - Sampling time: 9 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±6.5	LSB	—
				Full-scale error	—	±1.5	±6.5	LSB	—
				Absolute accuracy	—	±4	±11	LSB	—
				DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±3	LSB	—
			Low-speed channels (AN016 to AN022)	Conversion time ^{*1}	0.5	—	—	μs	- ADCLK: 50 MHz - Sampling time: 20 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±6.5	LSB	—
				Full-scale error	—	±1.5	±6.5	LSB	—
				Absolute accuracy	—	±5.5	±11	LSB	—
				DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±4	LSB	—

Table 2.99 A/D conversion characteristics (SAR mode : External VDD mode) (4 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	High accuracy mode	Middle-speed channels (AN012 to AN015)	Conversion time ^{*1}	0.5	—	—	μs	- ADCLK: 50 MHz - Sampling time: 20 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±4.5	LSB	—
				Full-scale error	—	±1.5	±4.5	LSB	—
				Absolute accuracy	—	±4	±7	LSB	—
				DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±3	LSB	—
			Low-speed channels (AN016 to AN022)	Conversion time ^{*1}	0.94	—	—	μs	- ADCLK: 50 MHz - Sampling time: 42 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±4.5	LSB	—
				Full-scale error	—	±1.5	±4.5	LSB	—
				Absolute accuracy	—	±5.5	±8	LSB	—
				DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±4	LSB	—

Table 2.99 A/D conversion characteristics (SAR mode : External VDD mode) (5 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Differential input	Normal mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.16	—	—	μs	- ADCLK: 50 MHz - Sampling time: 3 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±2	±3.5	LSB	—
					Full-scale error	—	±2	±3.5	LSB	—
					Absolute accuracy	—	±3	±6	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±0.75	±1	LSB	—
					INL integral nonlinearity error	—	±1.5	±2	LSB	—
			High-speed channels (AN000 to AN005) (AN006 to AN011)	With channel dedicated sample and hold circuits	Conversion time ^{*2}	1.00	—	—	μs	- ADCLK: 50 MHz - Sampling time of channel-dedicated sample-and-hold circuits: 35 ADCLK - Hold mode switching time of channel-dedicated sample-and-hold circuits: 2 ADCLK - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±6.75	LSB	—
					Full-scale error	—	±1.5	±6.75	LSB	—
					Absolute accuracy	—	±3.5	±10.5	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2.5	±3.5	LSB	—

Table 2.99 A/D conversion characteristics (SAR mode : External VDD mode) (6 of 6)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Differential input	High accuracy mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.26	—	—	μs	- ADCLK: 50 MHz - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1	±2.5	LSB	—
					Full-scale error	—	±1	±2.5	LSB	—
					Absolute accuracy	—	±2	±4	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±0.75	±1	LSB	—
					INL integral nonlinearity error	—	±1.5	±2	LSB	—
			High-speed channels (AN000 to AN005) (AN006 to AN011)	With channel dedicated sample and hold circuits	Conversion time ^{*2}	1.72	—	—	μs	- ADCLK: 50 MHz - Sampling time of channel-dedicated sample-and-hold circuits: 63 ADCLK - Hold mode switching time of channel-dedicated sample-and-hold circuits: 2 ADCLK - Sampling time: 16 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±6.75	LSB	—
					Full-scale error	—	±1.5	±6.75	LSB	—
					Absolute accuracy	—	±3.5	±9	LSB	—
					DNL differential nonlinearity error ^{*3}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2.5	±3.5	LSB	—

Note: These specification values are applicable when only one ADC16H is operating, DAC12 and ACMPHS are not operating, and there is no access to the external bus during A/D conversion.

If other ADC unit, DAC12, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the ADC16H is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and ADC16H input voltage is stable.

Note 1. Without channel dedicated sample and hold circuits; The conversion time is the sum of the sampling time and the successive approximation time. Each of the above state is indicated for the test conditions.

Note 2. With channel-dedicated sample-and-hold circuits; The conversion time is the sum of the sampling time of channel-dedicated sample-and-hold circuits, the hold mode switching time, the sampling time and the successive approximation time. Each of the above state is indicated for the test conditions.

Note 3. DNL is measured using the Histogram Method, so the lower limit value is -1.

Table 2.100 A/D conversion characteristics (SAR mode : DCDC mode) (1 of 4)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Resolution					—	—	12	bit	—
SAR mode	Single-ended input	Normal mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.64	—	—	μs	- ADCLK: 50 MHz - Sampling time: 22 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±3	±6.5	LSB	BGA package
						—	±3	±8	LSB	LQFP package
					Full-scale error	—	±3	±6.5	LSB	BGA package
						—	±3	±8	LSB	LQFP package
					Absolute accuracy	—	±5.5	±11	LSB	BGA package
						—	±5.5	±15	LSB	LQFP package
					DNL differential nonlinearity error ^{*2}	—	±1	-1 to +1.5	LSB	BGA package
						—	±1	-1 to +2.0	LSB	LQFP package
					INL integral nonlinearity error	—	±2	±3	LSB	BGA package
						—	±2	±3.5	LSB	LQFP package
SAR mode	Single-ended input	High accuracy mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	1	—	—	μs	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±4.5	LSB	BGA package
						—	±1.5	±5	LSB	LQFP package
					Full-scale error	—	±1.5	±4.5	LSB	BGA package
						—	±1.5	±5	LSB	LQFP package
					Absolute accuracy	—	±5.0	±8	LSB	BGA package
						—	±5.0	±11	LSB	LQFP package
					DNL differential nonlinearity error ^{*2}	—	±1	-1 to +1.5	LSB	BGA package
						—	±1	-1 to +1.5	LSB	LQFP package
					INL integral nonlinearity error	—	±2	±3	LSB	BGA package
						—	±2	±3.5	LSB	LQFP package

Table 2.100 A/D conversion characteristics (SAR mode : DCDC mode) (2 of 4)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	Normal mode	Middle-speed channels (AN012 to AN015)	Conversion time*1	0.76	—	—	μs	- ADCLK: 50 MHz - Sampling time: 28 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	—	±6.5	LSB	BGA package
					—	±1.5	±7	LSB	LQFP package
				Full-scale error	—	±1.5	±6.5	LSB	BGA package
					—	±1.5	±7	LSB	LQFP package
				Absolute accuracy	—	±4	±11	LSB	BGA package
					—	±4	±15	LSB	LQFP package
				DNL differential nonlinearity error*2	—	±1	-1 to +1.5	LSB	BGA package
					—	±1	-1 to +2.0	LSB	LQFP package
			Low-speed channels (AN016 to AN022)	INL integral nonlinearity error	—	±2	±3	LSB	BGA package
					—	±2	±4	LSB	LQFP package
				Conversion time*1	1	—	—	μs	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±6.5	LSB	—
				Full-scale error	—	±1.5	±6.5	LSB	—
				Absolute accuracy	—	±5.5	±11	LSB	—
				DNL differential nonlinearity error*2	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±4	LSB	—

Table 2.100 A/D conversion characteristics (SAR mode : DCDC mode) (3 of 4)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	High accuracy mode	Middle-speed channels (AN012 to AN015)	Conversion time*1	1.4	—	—	μs	- ADCLK: 50 MHz - Sampling time: 60 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±4.5	LSB	BGA package
					—	±1.5	±5	LSB	LQFP package
				Full-scale error	—	±1.5	±4.5	LSB	BGA package
					—	±1.5	±5	LSB	LQFP package
				Absolute accuracy	—	±4	±8	LSB	BGA package
					—	±4	±13	LSB	LQFP package
				DNL differential nonlinearity error *2	—	±1	-1 to +1.5	LSB	BGA package
					—	±1	-1 to +2.0	LSB	LQFP package
			Low-speed channels (AN016 to AN022)	INL integral nonlinearity error	—	±2	±3	LSB	BGA package
					—	±2	±4	LSB	LQFP package
				Conversion time*1	1.88	—	—	μs	- ADCLK: 50 MHz - Sampling time: 84 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±4.5	LSB	—
				Full-scale error	—	±1.5	±4.5	LSB	—
				Absolute accuracy	—	±5.5	±8	LSB	—
				DNL differential nonlinearity error *2	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±4	LSB	—
SAR mode	Differential input	Normal mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Conversion time*1	0.64	—	—	μs	- ADCLK: 50 MHz - Sampling time: 22 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±2	±3.5	LSB	—
				Full-scale error	—	±2	±3.5	LSB	—
				Absolute accuracy	—	±4.5	±6	LSB	—
				DNL differential nonlinearity error *2	—	±0.75	±1	LSB	—
				INL integral nonlinearity error	—	±1.5	±2	LSB	—

Table 2.100 A/D conversion characteristics (SAR mode : DCDC mode) (4 of 4)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Differential input	High accuracy mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	1	—	—	μs	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1	±2.5	LSB	—
					Full-scale error	—	±1	±2.5	LSB	—
					Absolute accuracy	—	±3.5	±4.5	LSB	—
					DNL differential nonlinearity error ^{*2}	—	±0.75	±1	LSB	—
					INL integral nonlinearity error	—	±1.5	±2	LSB	—

Note: These specification values are applicable when only one ADC16H is operating, DAC12 and ACMPHS are not operating, and there is no access to the external bus during A/D conversion.

If other ADC unit, DAC12, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the ADC16H is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and ADC16H input voltage is stable.

Note 1. Without channel dedicated sample and hold circuits; The conversion time is the sum of the sampling time and the successive approximation time. Each of the above state is indicated for the test conditions.

Note 2. DNL is measured using the Histogram Method, so the lower limit value is -1.

Table 2.101 A/D conversion characteristics (SAR mode : External VDD mode) (1 of 4)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Resolution					—	—	12	bit	—
SAR mode	Single-ended input	Normal mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	0.64	—	—	μs	- ADCLK: 50 MHz - Sampling time: 22 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±3	±6.5	LSB	—
					Full-scale error	—	±3	±6.5	LSB	—
					Absolute accuracy	—	±5.5	±11	LSB	—
					DNL differential nonlinearity error ^{*2}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2	±3	LSB	—
SAR mode	Single-ended input	High accuracy mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	1	—	—	μs	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±4.5	LSB	—
					Full-scale error	—	±1.5	±4.5	LSB	—
					Absolute accuracy	—	±5.0	±8	LSB	—
					DNL differential nonlinearity error ^{*2}	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2	±3	LSB	—

Table 2.101 A/D conversion characteristics (SAR mode : External VDD mode) (2 of 4)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions
SAR mode	Single-ended input	Normal mode	Middle-speed channels (AN012 to AN015)	Conversion time*1	0.76	—	—	μs	- ADCLK: 50 MHz - Sampling time: 28 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±6.5	LSB	—
				Full-scale error	—	±1.5	±6.5	LSB	—
				Absolute accuracy	—	±4	±11	LSB	—
				DNL differential nonlinearity error*2	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±3	LSB	—
		Normal mode	Low-speed channels (AN016 to AN022)	Conversion time*1	1	—	—	μs	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
				Offset error	—	±1.5	±6.5	LSB	—
				Full-scale error	—	±1.5	±6.5	LSB	—
				Absolute accuracy	—	±5.5	±11	LSB	—
				DNL differential nonlinearity error*2	—	±1	-1 to +1.5	LSB	—
				INL integral nonlinearity error	—	±2	±4	LSB	—

Table 2.101 A/D conversion characteristics (SAR mode : External VDD mode) (3 of 4)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions	
SAR mode	Single-ended input	High accuracy mode	Middle-speed channels (AN012 to AN015)		Conversion time*1	1.4	—	—	μs	- ADCLK: 50 MHz - Sampling time: 60 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±4.5	LSB	—
					Full-scale error	—	±1.5	±4.5	LSB	—
					Absolute accuracy	—	±4	±8	LSB	—
					DNL differential nonlinearity error *2	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2	±3	LSB	—
			Low-speed channels (AN016 to AN022)		Conversion time*1	1.88	—	—	μs	- ADCLK: 50 MHz - Sampling time: 84 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1.5	±4.5	LSB	—
					Full-scale error	—	±1.5	±4.5	LSB	—
					Absolute accuracy	—	±5.5	±8	LSB	—
					DNL differential nonlinearity error *2	—	±1	-1 to +1.5	LSB	—
					INL integral nonlinearity error	—	±2	±4	LSB	—
SAR mode	Differential input	Normal mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time*1	0.64	—	—	μs	- ADCLK: 50 MHz - Sampling time: 22 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±2	±3.5	LSB	—
					Full-scale error	—	±2	±3.5	LSB	—
					Absolute accuracy	—	±4.5	±6	LSB	—
					DNL differential nonlinearity error *2	—	±0.75	±1	LSB	—
					INL integral nonlinearity error	—	±1.5	±2	LSB	—

Table 2.101 A/D conversion characteristics (SAR mode : External VDD mode) (4 of 4)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter						Min	Typ	Max	Unit	Test conditions
SAR mode	Differential input	High accuracy mode	High-speed channels (AN000 to AN005) (AN006 to AN011)	Without channel dedicated sample and hold circuits	Conversion time ^{*1}	1	—	—	μs	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less
					Offset error	—	±1	±2.5	LSB	—
					Full-scale error	—	±1	±2.5	LSB	—
					Absolute accuracy	—	±3.5	±4.5	LSB	—
					DNL differential nonlinearity error ^{*2}	—	±0.75	±1	LSB	—
					INL integral nonlinearity error	—	±1.5	±2	LSB	—

Note: These specification values are applicable when only one ADC16H is operating, DAC12 and ACMPHS are not operating, and there is no access to the external bus during A/D conversion.

If other ADC unit, DAC12, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the ADC16H is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and ADC16H input voltage is stable.

Note 1. Without channel dedicated sample and hold circuits; The conversion time is the sum of the sampling time and the successive approximation time. Each of the above state is indicated for the test conditions.

Note 2. DNL is measured using the Histogram Method, so the lower limit value is -1.

Table 2.102 A/D conversion characteristics (Oversampling mode and Hybrid mode) (1)

Parameter				Min	Typ	Max	Unit	Test conditions
Oversampling mode and Hybrid mode	Resolution			—	—	16	bit	—
	Oversampling period	Oversampling mode		0.16	—	—	μs	- ADCLK: 50 MHz - Sampling time: 3 ADCLK - Successive approximation time: 5 ADCLK - Without disconnection detection assist function - Signal source impedance: 50 Ω or less
		Hybrid mode*2		0.18	—	—	μs	- ADCLK: 50 MHz - Sampling time: 8 ADCLK - Successive approximation time: 5 ADCLK - Without disconnection detection assist function - Signal source impedance: 50 Ω or less
	Digital filter characteristics*1	Sinc filter	Initial delay	—	22	—	/Fos	—
			Group delay	—	11	—		—
			Normalized Cutoff Frequency	—	0.033	—	Fin/Fos	—

Note: Fos is oversampling frequency.

When in Hybrid mode, Fos is 1/ (the sum of the oversampling periods of each analog channel assigned to the scan group).

Note 1. See [Figure 2.139](#).

Note 2. Value per channel.




Figure 2.139 Digital filter characteristics (Sinc filter)

Table 2.103 A/D conversion characteristics (Oversampling mode and Hybrid mode) (2)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter				Min	Typ	Max	Unit	Test conditions
Oversampling mode and Hybrid mode	Sinc filter	Single-ended input (AN000 to AN005) (AN006 to AN011) (AN012 to AN015)	SNDR signal to noise and distortion ratio	—	80	—	dB	- ADCLK: 50 MHz - Sampling time: - High-speed channels (Oversampling mode): 3 ADCLK - High-speed channels (Hybrid mode): 8 ADCLK - Middle-speed channels (Oversampling mode): 10 ADCLK - Middle-speed channels (Hybrid mode): 22 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less - Input frequency: - Oversampling mode: 5 kHz - Hybrid mode: 5 kHz - Without channel dedicated sample and hold circuits
			ENOB effective number of bits	—	13	—	bit	
		Differential input (AN000 to AN005) (AN006 to AN011)	SNDR signal to noise and distortion ratio	—	86	—	dB	
			ENOB effective number of bits	—	14	—	bit	

Table 2.104 A/D conversion characteristics (Oversampling mode and Hybrid mode) (3)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter				Min	Typ	Max	Unit	Test conditions
Oversampling mode and Hybrid mode	Sinc filter	Single-ended input (AN000 to AN005) (AN006 to AN011) (AN012 to AN015)	SNDR signal to noise and distortion ratio	—	74	—	dB	- ADCLK: 50 MHz - Sampling time: - High-speed channels (Oversampling mode): 22 ADCLK - High-speed channels (Hybrid mode): 40 ADCLK - Middle-speed channels (Oversampling mode): 28 ADCLK - Middle-speed channels (Hybrid mode): 60 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Input frequency: - Oversampling mode: 5 kHz - Hybrid mode: 5 kHz - Without channel dedicated sample and hold circuits
			ENOB effective number of bits	—	12	—	bit	
		Differential input (AN000 to AN005) (AN006 to AN011)	SNDR signal to noise and distortion ratio	—	80	—	dB	
			ENOB effective number of bits	—	13	—	bit	

Table 2.105 A/D conversion characteristics (Oversampling mode)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter				Min	Typ	Max	Unit	Test conditions
Oversampling mode	Single-ended input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error ^{*3}	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 3 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
			Gain error (Single/Continuous mode) ^{*3}	—	±1	±4	LSB	
			Gain error (One-channel continuous mode) ^{*3}	—	±1	±5	LSB	
			DNL differential nonlinearity error ^{*1 *2}	—	-1 to +1.5	-1 to +2.5	LSB	
			INL integral nonlinearity error ^{*1}	—	±4	±8	LSB	
		Middle-speed channels (AN012 to AN015)	Offset error ^{*3}	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 10 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
			Gain error ^{*3}	—	±1	±4	LSB	
			DNL differential nonlinearity error ^{*1 *2}	—	-1 to +2	-1 to +4	LSB	
			INL integral nonlinearity error ^{*1}	—	±4	±8	LSB	
		Low-speed channels (AN016 to AN022)	Offset error ^{*3}	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 20 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
			Gain error ^{*3}	—	±1	±4	LSB	
			DNL differential nonlinearity error ^{*1 *2}	—	-1 to +2	-1 to +4	LSB	
			INL integral nonlinearity error ^{*1}	—	±4	±12	LSB	
	Differential input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error ^{*3}	—	±0.25	±2	LSB	- ADCLK: 50 MHz - Sampling time: 3 ADCLK - Successive approximation time: 5 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
			Gain error (Single/Continuous mode) ^{*3}	—	±0.5	±2	LSB	
			Gain error (One-channel continuous mode) ^{*3}	—	±0.5	±2.5	LSB	
			DNL differential nonlinearity error ^{*1 *2}	—	-1 to +1.5	-1 to +2.0	LSB	
			INL integral nonlinearity error ^{*1}	—	±3	±6	LSB	

Note: These specification values are applicable when only one ADC16H is operating, DAC12 and ACMPHS are not operating, and there is no access to the external bus during A/D conversion.

If other ADC unit, DAC12, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the ADC16H is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and ADC16H input voltage is stable.

Note 1. Test conditions: 0.2% to 99.8% of the analog input voltage range.

Note 2. DNL is measured using the Histogram Method, so the lower limit value is -1.

Note 3. This value is based on a 12-bit resolution.

Table 2.106 A/D conversion characteristics (Oversampling mode)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter				Min	Typ	Max	Unit	Test conditions
Oversampling mode	Single-ended input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error ^{*3}	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 22 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
			Gain error (Single/Continuous mode) ^{*3}	—	±1	±4	LSB	
			Gain error (One-channel continuous mode) ^{*3}	—	±1	±5	LSB	
			DNL differential nonlinearity error ^{*1 *2}	—	-1 to +2	-1 to +2.5	LSB	
			INL integral nonlinearity error ^{*1}	—	±4	±8	LSB	
		Middle-speed channels (AN012 to AN015)	Offset error ^{*3}	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 28 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
			Gain error ^{*3}	—	±1	±4	LSB	
			DNL differential nonlinearity error ^{*1 *2}	—	-1 to +2	-1 to +4	LSB	
			INL integral nonlinearity error ^{*1}	—	±4	±8	LSB	
		Low-speed channels (AN016 to AN022)	Offset error ^{*3}	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
			Gain error ^{*3}	—	±1	±4	LSB	
			DNL differential nonlinearity error ^{*1 *2}	—	-1 to +2	-1 to +4	LSB	
			INL integral nonlinearity error ^{*1}	—	±4	±12	LSB	
	Differential input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error ^{*3}	—	±0.25	±2	LSB	- ADCLK: 50 MHz - Sampling time: 22 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
			Gain error (Single/Continuous mode) ^{*3}	—	±0.5	±2	LSB	
			Gain error (One-channel continuous mode) ^{*3}	—	±0.5	±2.5	LSB	
			DNL differential nonlinearity error ^{*1 *2}	—	-1 to +2	-1 to +2.5	LSB	
			INL integral nonlinearity error ^{*1}	—	±3	±6	LSB	

Note: These specification values are applicable when only one ADC16H is operating, DAC12 and ACMPHS are not operating, and there is no access to the external bus during A/D conversion.

If other ADC unit, DAC12, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the ADC16H is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and ADC16H input voltage is stable.

Note 1. Test conditions: 0.2% to 99.8% of the analog input voltage range.

Note 2. DNL is measured using the Histogram Method, so the lower limit value is -1.

Note 3. This value is based on a 12-bit resolution.

Table 2.107 A/D conversion characteristics (Hybrid mode)

Conditions: AVCC: 2.7 to 3.63 V, VCC: 2.7 to 3.63 V, VREFH0/VREFH: 2.7 V to AVCC

Parameter					Min	Typ	Max	Unit	Test conditions
Hybrid mode	Without channel dedicated sample and hold circuits	Single-ended input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error ^{*4}	—	±0.5	±4	LSB	• ADCLK: 50 MHz • Sampling time: 8 ADCLK • Successive approximation time: 5 ADCLK • Signal source impedance: 50 Ω or less • Digital filter: Sinc filter
				Gain error ^{*4}	—	±1	±5	LSB	
				DNL differential nonlinearity error ^{*2 *3}	—	-1 to +1.5	-1 to +2.5	LSB	
				INL integral nonlinearity error ^{*2}	—	±4	±8	LSB	
		Middle-speed channels (AN012 to AN015) ^{*1}	Offset error ^{*4}	—	±0.5	±4	LSB	• ADCLK: 50 MHz • Sampling time: 22 ADCLK • Successive approximation time: 5 ADCLK • Signal source impedance: 50 Ω or less • Digital filter: Sinc filter	
			Gain error ^{*4}	—	±1	±5	LSB		
			DNL differential nonlinearity error ^{*2 *3}	—	-1 to +2	-1 to +4	LSB		
			INL integral nonlinearity error ^{*2}	—	±4	±8	LSB		
		Low-speed channels (AN016 to AN022) ^{*1}	Offset error ^{*4}	—	±0.5	±4	LSB	• ADCLK: 50 MHz • Sampling time: 42 ADCLK • Successive approximation time: 5 ADCLK • Signal source impedance: 50 Ω or less • Digital filter: Sinc filter	
			Gain error ^{*4}	—	±1	±5	LSB		
			DNL differential nonlinearity error ^{*2*3}	—	-1 to +2	-1 to +4	LSB		
			INL integral nonlinearity error ^{*2}	—	±4	±12	LSB		
	Differential input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error ^{*4}	—	±0.25	±2	LSB	• ADCLK: 50 MHz • Sampling time: 8 ADCLK • Successive approximation time: 5 ADCLK • Signal source impedance: 50 Ω or less • Digital filter: Sinc filter	
			Gain error ^{*4}	—	±0.5	±2.5	LSB		
			DNL differential nonlinearity error ^{*2 *3}	—	-1 to +1.5	-1 to +2	LSB		
			INL integral nonlinearity error ^{*2}	—	±3	±6	LSB		
With channel dedicated sample and hold circuits	Single-ended input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error ^{*4}	—	±0.5	±4	LSB	• ADCLK: 50 MHz • Sampling time of channel-dedicated sample-and-hold circuits: * ADCLK • Hold mode switching time of channeldedicated sample-and-hold circuits: * ADCLK • Sampling time: * ADCLK • Successive approximation time: * ADCLK • Signal source impedance: 50 Ω or less • Digital filter: Sinc filter	
			Gain error ^{*4}	—	±0.5	±4	LSB		
			DNL differential nonlinearity error ^{*2 *3}	—	±1	-1 to +2	LSB		
			INL integral nonlinearity error ^{*2}	—	±12	±16	LSB		
	Differential input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error ^{*4}	—	±0.5	±4	LSB	• ADCLK: 50 MHz • Sampling time of channel-dedicated sample-and-hold circuits: * ADCLK • Hold mode switching time of channeldedicated sample-and-hold circuits: * ADCLK • Sampling time: * ADCLK • Successive approximation time: * ADCLK • Signal source impedance: 50 Ω or less • Digital filter: Sinc filter	
			Gain error ^{*4}	—	±0.5	±4	LSB		
			DNL differential nonlinearity error ^{*2 *3}	—	±1	-1 to +2	LSB		
			INL integral nonlinearity error ^{*2}	—	±4	±16	LSB		

Note: These specification values are applicable when only one ADC16H is operating, DAC12 and ACPHPS are not operating, and there is no access to the external bus during A/D conversion.

If other ADC unit, DAC12, or ACPHPS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the ADC16H is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and ADC16H input voltage is stable.

Note 1. Channel-dedicated sample-and-hold circuits are not available in these channels.

Note 2. Test conditions: 0.2% to 99.8% of the analog input voltage range.

Note 3. DNL is measured using the Histogram Method, so the lower limit value is -1.

Note 4. This value is based on a 12-bit resolution.

Table 2.108 A/D conversion characteristics (Hybrid mode)

Conditions: AVCC: 1.62 to 2.7 V, VCC: 1.62 to 2.7 V, VREFH0/VREFH: 1.62 V to AVCC

Parameter				Min	Typ	Max	Unit	Test conditions	
Hybrid mode	Without channel dedicated sample and hold circuits	Single-ended input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error *3	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
				Gain error *3	—	±1	±5	LSB	
				DNL differential nonlinearity error*1 *2	—	-1 to +2	-1 to +2.5	LSB	
				INL integral nonlinearity error*1	—	±4	±8	LSB	
			Middle-speed channels (AN012 to AN015)	Offset error *3	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 60 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
				Gain error *3	—	±1	±5	LSB	
				DNL differential nonlinearity error*1 *2	—	-1 to +2	-1 to +4	LSB	
				INL integral nonlinearity error*1	—	±4	±8	LSB	
		Low-speed channels (AN016 to AN022)	Offset error *3	—	±0.5	±4	LSB	- ADCLK: 50 MHz - Sampling time: 84 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter	
			Gain error*3	—	±1	±5	LSB		
			DNL differential nonlinearity error*1 *2	—	-1 to +2	-1 to +4	LSB		
			INL integral nonlinearity error*1	—	±4	±12	LSB		
		Differential input	High-speed channels (AN000 to AN005) (AN006 to AN011)	Offset error *3	—	±0.25	±2	LSB	- ADCLK: 50 MHz - Sampling time: 40 ADCLK - Successive approximation time: 10 ADCLK - Signal source impedance: 50 Ω or less - Digital filter: Sinc filter
				Gain error *3	—	±0.5	±2.5	LSB	
				DNL differential nonlinearity error*1 *2	—	-1 to +2	-1 to +2.5	LSB	
				INL integral nonlinearity error*1	—	±3	±6	LSB	

Note: These specification values are applicable when only one ADC16H is operating, DAC12 and ACMPHS are not operating, and there is no access to the external bus during A/D conversion.

If other ADC unit, DAC12, or ACMPHS is operating or bus access occurs during A/D conversion, values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the ADC16H is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and ADC16H input voltage is stable.

Note 1. Test conditions: 0.2% to 99.8% of the analog input voltage range.

Note 2. DNL is measured using the Histogram Method, so the lower limit value is -1.

Note 3. This value is based on a 12-bit resolution.

Table 2.109 A/D internal reference voltage characteristics

Parameter	Min	Typ	Max	Unit	Test conditions
A/D internal reference voltage	0.77	0.8	0.84	V	—
Sampling time	4.15	—	—	μs	—

Table 2.110 A/D conversion characteristics of D/A output

Parameter	Min	Typ	Max	Unit	Test conditions
Sampling time	1	—	—	μs	—

2.7 DAC12 Characteristics

Table 2.111 D/A conversion characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Resolution	—	—	—	12	Bits	—
INL	VREFH ≥ 2.7V	—	±2.0	±4.0	LSB	—
	VREFH < 2.7V	—	±4.0	±8.0		
DNL	VREFH ≥ 2.7V	—	±0.5	±1.0	LSB	—
	VREFH < 2.7V	—	±1.0	±2.0		
Conversion time	VREFH ≥ 2.7V	t _{DCONV1}	—	3.5	μs	—
	VREFH < 2.7V	t _{DCONV2}	—	6		
Output destination switching time	VREFH ≥ 2.7V	t _{DSLPU1}	—	3.5	μs	—
	VREFH < 2.7V	t _{DSLPU2}	—	6		
Buffer preparation time	VREFH ≥ 2.7V	t _{DISOUT}	—	3.5	μs	—
	VREFH < 2.7V	—	—	6		
Setup time	t _{su}	—	—	4	ns	—
Resistive load	—	5	—	—	kΩ	—
Capacitive load	—	—	—	50	pF	—
Output voltage range	VREFH ≥ 2.7V	—	0.20	VREFH – 0.20	V	—
	VREFH < 2.7V	—	0.34	VREFH – 0.34		

2.8 TSN Characteristics

Table 2.112 TSN characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Relative accuracy	—	-1.0	—	1.0	°C	A/D converter error is not included.
Temperature slope	—	—	2.7	—	mV/°C	—
Output voltage (at 25 °C)	—	—	1.24	—	V	—
Temperature sensor stabilization time	t _{TSTBL}	—	—	30	μs	—
Comparator stabilization time	t _{RSTBL}	—	—	30	μs	—
Sampling time	—	4.15	—	—	μs	—

2.9 OSC Stop Detect Characteristics

Table 2.113 Oscillation stop detection circuit characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Detection time	t _{dr}	—	—	1	ms	Figure 2.140




Figure 2.140 Oscillation stop detection timing

Table 2.114 Sub-clock oscillation stop detection circuit characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Detection time	t_{dr}	—	—	2	ms	Figure 2.141




Figure 2.141 Sub-clock oscillation stop detection timing

2.10 POR and PVD Characteristics

Table 2.115 Power-on reset circuit and voltage detection circuit characteristics (1 of 2)


Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Voltage detection level	Power-on reset (POR)	V _{POR1}	1.52	1.56	1.61	V	Figure 2.142
		V _{POR2}	—	—	1.73		
	Voltage detection circuit (PVD0)	V _{det0_0}	2.76	2.85	2.94		Figure 2.143
		V _{det0_1}	2.50	2.58	2.66		
		V _{det0_2}	2.08	2.15	2.22		
		V _{det0_3}	1.93	2.00	2.07		
		V _{det0_4}	1.84	1.90	1.96		
		V _{det0_5}	1.74	1.80	1.86		
		V _{det0_6}	1.62	1.67	1.73		
		V _{det0_7}	1.51	1.56	1.61		
	Voltage detection circuit (PVDn) (n = 1, 2, 4, 5)	V _{detn_0_rise}	4.23	4.39	4.54		Figure 2.144
		V _{detn_0_fall}	4.13	4.29	4.44		
		V _{detn_1_rise}	4.10	4.26	4.41		
		V _{detn_1_fall}	4.00	4.16	4.31		
		V _{detn_2_rise}	3.98	4.13	4.27		
		V _{detn_2_fall}	3.88	4.03	4.17		
		V _{detn_3_rise}	3.78	3.92	4.05		
		V _{detn_3_fall}	3.72	3.86	3.99		
		V _{detn_4_rise}	3.09	3.20	3.30		
		V _{detn_4_fall}	3.03	3.14	3.24		
		V _{detn_5_rise}	3.05	3.16	3.26		
		V _{detn_5_fall}	2.99	3.10	3.20		
		V _{detn_6_rise}	3.03	3.14	3.24		
		V _{detn_6_fall}	2.97	3.08	3.18		
		V _{detn_7_rise}	2.81	2.91	3.00		
		V _{detn_7_fall}	2.75	2.85	2.94		
		V _{detn_8_rise}	2.79	2.89	2.98		
		V _{detn_8_fall}	2.73	2.83	2.92		
		V _{detn_9_rise}	2.76	2.86	2.95		
		V _{detn_9_fall}	2.70	2.80	2.89		
		V _{detn_10_rise}	2.58	2.67	2.75		
		V _{detn_10_fall}	2.53	2.62	2.70		
		V _{detn_11_rise}	2.30	2.38	2.46		
		V _{detn_11_fall}	2.25	2.33	2.41		



Table 2.115 Power-on reset circuit and voltage detection circuit characteristics (2 of 2)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Voltage detection level	Voltage detection circuit (PVDn) (n = 1, 2)	$V_{\text{detn_12_rise}}$	1.88	1.94	2.00	V	Figure 2.144
		$V_{\text{detn_12_fall}}$	1.84	1.90	1.96		
		$V_{\text{detn_13_rise}}$	1.84	1.90	1.96		
		$V_{\text{detn_13_fall}}$	1.80	1.86	1.92		
		$V_{\text{detn_14_rise}}$	1.72	1.78	1.84		
		$V_{\text{detn_14_fall}}$	1.68	1.74	1.80		
		$V_{\text{detn_15_rise}}$	1.66	1.72	1.77		
		$V_{\text{detn_15_fall}}$	1.62	1.68	1.73		
Internal reset time ^{*1}	Power-on reset time	t_{POR1}	—	—	6.7	ms	Figure 2.142
		t_{POR2}	—	—	1.6		
	PVD0 reset time	t_{PVD0}	—	—	*1		Figure 2.142
	PVD1 reset time	t_{PVD1}	—	—	*1		Figure 2.143
	PVD2 reset time	t_{PVD2}	—	—	*1		
	PVD4 reset time	t_{PVD4}	—	—	*1		
	PVD5 reset time	t_{PVD5}	—	—	*1		
Minimum VCC down time (POR) ^{*2}	50mV < VD	t_{VOFFP}	900	—	—	μs	Figure 2.142
	VD ≤ 50mV		2000	—	—		
Minimum VCC down time (PVD) ^{*2}	PVD0	t_{VOFF}	25	—	—	μs	Figure 2.143
	PVD1, PVD2, PVD4, PVD5		25	—	—		
Response delay time (POR)	50mV < VD	t_{detp}	—	—	900	μs	Figure 2.142
	VD ≤ 50mV		—	—	2000		
Response delay time (PVD)	PVD0	t_{det}	—	—	25	μs	Figure 2.143, Figure 2.144
	PVD1, PVD2, PVD4, PVD5		—	—	25		
PVDn operation stabilization time (after PVD is enabled) (n = 1, 2, 4, 5)		T_d (E-A)	—	—	20	μs	Figure 2.144

Note 1. The maximum value of t_{PVD0} , t_{PVD1} , t_{PVD2} , t_{PVD4} , t_{PVD5} are equal to t_{DSBY} because the internal reset time is maximized when returning from Deep Software Standby mode.

Note 2. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR1} , V_{det0} , V_{det1} , V_{det2} , V_{det4} and V_{det5} for the POR / PVD.

**Figure 2.142 Power-on reset timing**

Figure 2.143 Voltage detection circuit timing (V_{det0})Figure 2.144 Voltage detection circuit timing (V_{detn}) ($n = 1, 2, 4, 5$)

2.11 External VDD Timing Characteristics

Table 2.116 External VDD timing characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test condition
Reset hold time at power up of external VDD with using RES pin	t_{EXTVRH}	600.00	—	—	μs	Figure 2.145 Figure 2.146
VDD rise time at power up of external VDD without using RES pin	t_{EXTVDD}	—	—	550	μs	




Figure 2.145 Power-up sequence of external VDD mode with using RES pin




Figure 2.146 Power-up sequence of external VDD mode without using RES pin

2.12 Core Voltage Monitor Reset Characteristics

Table 2.117 Core voltage monitor reset characteristics

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions
Voltage detection level	Core voltage monitor reset (CVMR)		V _{det_VDDH}	1.05	1.10	1.15	V	Figure 2.147
			V _{det_VDDL}	0.55	0.58	0.61		
Internal reset time	Core voltage monitor reset time	DCDC mode	t _{CVM}	—	—	0.18	ms	
		External VDD mode		—	—	2.6		
Minimum VDD down /up time (CVMR)			t _{CVMOFF}	45	—	—	μs	
Response delay time (CVMR)			t _{CVMdet}	—	—	45	μs	
Hysteresis width (CVMR)			V _{CVMH}	—	0.225	—	V	




Figure 2.147 Timing of core voltage monitor reset

2.13 Temperature Monitor Reset Characteristics

Table 2.118 Temperature monitor reset characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
High threshold temperature	$T_{I_detect_H}$	105	—	125	°C	Figure 2.148
Low threshold temperature	$T_{I_detect_L}$	-40	—	-20	°C	Figure 2.149

Note: Temperature monitor reset is not supported in 0 to 95 °C product (product group A).




Figure 2.148 Timing of temperature monitor reset (High-temperature detection)




Figure 2.149 Timing of temperature monitor reset (Low-temperature detection)

2.14 VBATT Characteristics

Table 2.119 Battery backup function characteristics (1 of 2)

Conditions: VCC = VCC_DCDC = VCC_USB = 1.62 to 3.63 V, VBATT = 1.62 to 3.63 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Voltage level for switching to battery backup OFS1.PVDAS and PVDLPSEL are 0 in Deep Software Standby mode 1, 2 (VDETVATT_n follows VDSEL[2:0] setting for PVD0)	V _{DETBATT_0}	2.760	2.850	2.940	V	Figure 2.150
	V _{DETBATT_1}	2.500	2.580	2.660		
	V _{DETBATT_2}	2.080	2.150	2.220		
	V _{DETBATT_3}	1.935	2.000	2.065		
	V _{DETBATT_4}	1.840	1.900	1.960		
	V _{DETBATT_5}	1.740	1.800	1.860		
	V _{DETBATT_6}	1.620	1.670	1.730		
Voltage level for switching to battery backup (Other than above)	V _{DETBATT_0}	2.710	2.800	2.890	V	Figure 2.150
	V _{DETBATT_1}	2.450	2.530	2.610		
	V _{DETBATT_2}	2.030	2.100	2.170		
	V _{DETBATT_3}	1.885	1.950	2.015		
	V _{DETBATT_4}	1.790	1.850	1.910		
	V _{DETBATT_5}	1.690	1.750	1.810		
VCC drop detection stabilization wait time*2	t _{DETW}	—	—	20	μs	—
Lower-limit VBATT voltage for power supply switching caused by VCC voltage drop	V _{BATTSW}	1.8	—	—	V	Figure 2.150
VCC-off period for starting power supply switching*1 (OFS1.PVDAS and PVDLPSEL are 0 in Deep Software Standby mode 1, 2)	t _{VOFFBATT}	25	—	—	μs	
VCC-off period for starting power supply switching*1 (Other than above)		25	—	—		

Table 2.119 Battery backup function characteristics (2 of 2)

Conditions: VCC = VCC_DCDC = VCC_USB = 1.62 to 3.63 V, VBATT = 1.62 to 3.63 V


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Backup domain power-down detection level	V _{PDR (BATR)}	1.43	1.47	1.52	V	Figure 2.151
Time delay in assertion of the reset signal for the backup domain*3	t _{p (PDRL)}	—	—	2000	μs	
Time delay in negation of the reset signal for the backup domain	t _{p (PDRH)}	—	—	3000	μs	
VBATT monitor operation stabilization time (after VBATTMNSLR.VBTMNSLR is changed to 1)	t _{MONWT}	—	—	4.2	μs	—
VBATT voltage monitor level	V _{MONBATT}	—	VBATT / 6	—	V	—
VBATT current increase (when VBATTMNSLR.VBTMNSLR is 1 compared to the case that VBATTMNSLR.VBTMNSLR is 0)	I _{VBATTSELB}	—	1.35	2.00	μA	—
VCC current increase (when VBATTMNSLR.VBTMNSLR is 1 compared to the case that VBATTMNSLR.VBTMNSLR is 0)	I _{VBATTSELC}	—	15	25	μA	—

Note 1. The VCC-off period for starting power supply switching indicates the period in which VCC is below the minimum value of the voltage level for switching to battery backup (V_{DET BATT}).

In addition, this period indicates the time t_{OFFBATT} when VCC is below the minimum value of voltage detection levels V_{POR1}.

Note 2. Stable time when VBTBPCR2.VDETLVL is changed or VBTBPCR1. BPWSWSTP is changed from 1 to 0.

Note 3. When the VBATT_R recovers within this period, the backup domain reset signal may not be generated.

**Figure 2.150 Battery backup function characteristics**




Figure 2.151 Backup domain reset characteristics

2.15 ACMPHS Characteristics

Table 2.120 ACMPHS

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions
Reference voltage range			VREF	0	—	AVCC0	V	—
Input voltage range	ACMPHS0 , 1	IVCMP1 to IVCMP3	VI	0	—	AVCC0	V	—
		IVCMP0		0	—	AVCC0		VCC ≥ AVCC0
				0	—	VCC		VCC < AVCC0
	ACMPHS2, 3			0	—	AVCC0		—
Output delay*1			Td	—	50	100	ns	VI = VREF ± 100mV
Internal reference voltage			Vref	0.77	0.8	0.84	V	—

Note 1. This value is the internal propagation delay.

2.16 MRAM Characteristics

2.16.1 Code MRAM Characteristics

Table 2.121 Code MRAM Characteristics (1 of 2)

Parameter		Symbol	MRICKL = 250 MHz			MRICKL = 200 MHz			MRICKL = 150 MHz			MRICKL = 133 MHz			Unit	Test conditions
			Min	Typ*4	Max	Min	Typ*4	Max	Min	Typ*4	Max	Min	Typ*4	Max		
Programming time of 32-byte*7 *8	Normal program mode (MRPSC. MHSPEN = 0)	t _{PM} C	—	6.7*5 *6	83.3*6	—	6.74*5 *6	83.6*6	—	6.92*5 *6	85.6*6	—	7.09*5 *6	87.3*6	μs	—
	High speed program mode (MRPSC. MHSPEN = 1)	t _{PM} C	—	4.7*5 *6	81.3*6	—	4.74*5 *6	81.6*6	—	4.92*5 *6	83.6*6	—	5.09*5 *6	85.3*6	μs	—

Table 2.121 Code MRAM Characteristics (2 of 2)

Parameter	Symbol	MRICLK = 250 MHz			MRICLK = 200 MHz			MRICLK = 150 MHz			MRICLK = 133 MHz			Unit	Test conditions
		Min	Typ ^{*4}	Max	Min	Typ ^{*4}	Max	Min	Typ ^{*4}	Max	Min	Typ ^{*4}	Max		
Reprogramming cycle	N _{PC}	100000 ^{*1}	—	—	100000 ^{*1}	—	—	100000 ^{*1}	—	—	100000 ^{*1}	—	—	Times	—
Data hold time ^{*2}	t _{DRP}	10 ^{*2 *3}	—	—	10 ^{*2 *3}	—	—	10 ^{*2 *3}	—	—	10 ^{*2 *3}	—	—	Years	T _j = +125°C

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 3. This result is obtained from reliability testing.

Note 4. The reference value at VCC = 3.3 V and room temperature.

Note 5. Perform rewrite 50% of bits at Typ. condition.

Note 6. If MRPClk < 125MHz, add the time of MRPClk 1cycle to the Program time.

Note 7. To calculate the updating time at other frequencies, using approximate formula below listed.

If MRPClk < 125MHz, add 1/FMRPClk [μs] to the formula. (F_{MRICLK}: frequency of MRICLK [MHz], F_{MRPClk}: frequency of MRPClk [MHz])

t_{PMC} (Typ) = 137.8/F_{MRICLK} + 6.452 [μs], t_{PMC} (Max) = 1879/F_{MRICLK} + 78.75 [μs] for normal program mode.

t_{PMC} (Typ) = 137.8/F_{MRICLK} + 4.452 [μs], t_{PMC} (Max) = 1879/F_{MRICLK} + 76.75 [μs] for high speed program mode.

Note 8. Read and program operations for the code MRAM cannot be executed simultaneously. This value is for independent program operation without arbitration between read and program.

2.16.2 Option Setting Memory (MRAM area) Characteristics

Table 2.122 Extra MRAM (MRAM area) characteristics

Parameter		Symbol	MRPCLK = 125 MHz			MRPCLK = 100 MHz			MRPCLK = 75 MHz			MRPCLK = 66 MHz			Unit	Test conditions
			Min	Typ *4	Max	Min	Typ *4	Max	Min	Typ *4	Max	Min	Typ *4	Max		
Programming time of 16-byte*7 *8	Normal program mode (MRPSC.MHSPEN = 0)	t _{PM E}	—	6.82 *5	75.8 *6	—	7.06 *5	76.6 *6	—	7.53 *5	80.7 *6	—	8.08 *5	85.2 *6	μs	—
	High speed program mode (MRPSC.MHSPEN = 1)	t _{PM E}	—	4.82 *5	73.8 *6	—	5.06 *5	74.6 *6	—	5.53 *5	78.7 *6	—	6.08 *5	83.2 *6	μs	—
Reprogramming cycle		N _{PC}	100000 *1	—	—	100000 *1	—	—	100000 *1	—	—	100000 *1	—	—	Times	—
Data hold time*2		t _{DRP}	10*2 *3	—	—	10*2 *3	—	—	10*2 *3	—	—	10*2 *3	—	—	Years	Tj = +125°C

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 3. This result is obtained from reliability testing.

Note 4. The reference value at VCC = 3.3 V and room temperature.

Note 5. Perform rewrite 50% of bits at Typ. condition.

Note 6. Timeout values of Figure x.x is about 1.1 times of the maximum value. (t_{PME} + t_{PMC} + Read time (MRPClk 40cycle)).

Note 7. To calculate the updating time at other frequencies, using approximate formula below listed. (F_{MRPClk}: frequency of MRPClk [MHz])

t_{PMC} (Typ) = 179.2/F_{MRPClk} + 5.725 [μs], t_{PMC} (Max) = 1988/F_{MRPClk} + 61.9 [μs] for normal program mode.

$t_{PMC} (Typ) = 179.2/F_{MRPCLK} + 3.725 [\mu s]$, $t_{PMC} (Max) = 1988/F_{MRPCLK} + 59.9 [\mu s]$ for high speed program mode.

Note 8. Read and program operations for the extra MRAM cannot be executed simultaneously. This value is for independent program operation without arbitration between read and program.

2.16.3 Option Setting Memory (OTP area with ECC) Characteristics

Table 2.123 Option setting memory (OTP area with ECC) characteristics

Parameter		Symbol	MRPCLK = 125 MHz			MRPCLK = 100 MHz			MRPCLK = 75 MHz			MRPCLK = 66 MHz			Unit	Test conditions
			Min	Typ *1	Max	Min	Typ *1	Max	Min	Typ *1	Max	Min	Typ *1	Max		
Programming time of 16-byte*4 *5	Normal speed write mode (MWMCR.MWM[1:0] = 00)	t_{OTPE}	—	8.05 *2	113 *3	—	8.05 *2	113 *3	—	8.05 *2	113 *3	—	8.05 *2	113 *3	ms	—
	High speed write mode 0 (MWMCR.MWM[1:0] = 01)		—	4.03 *2	56.7 *3	—	4.03 *2	56.7 *3	—	4.03 *2	56.7 *3	—	4.03 *2	56.7 *3	ms	—
	High speed write mode 1 (MWMCR.MWM[1:0] = 10)		—	0.22 *2	3.14 *3	—	0.22 *2	3.14 *3	—	0.22 *2	3.14 *3	—	0.22 *2	3.14 *3	ms	—

Note 1. The reference value at VCC = 3.3 V and room temperature.

Note 2. Perform rewrite 50% of bits at Typ. condition.

Note 3. Timeout values of Figure x.x is about 1.1 times of the maximum value. ($t_{OTPE} + t_{PMC} + \text{Read time (MRPCLK 40cycle)}$).

Note 4. To calculate the updating time at other frequencies, using approximate formula below listed. (F_{MRPCLK} : frequency of MRPCLK [MHz])

$t_{OTPE} (Typ) = 0.5065/F_{MRPCLK} + 8.123 [\text{ms}]$, $t_{OTPE} (Max) = 4.433/F_{MRPCLK} + 114.1 [\text{ms}]$ for normal speed mode.

$t_{OTPE} (Typ) = 0.3389/F_{MRPCLK} + 4.067 [\text{ms}]$, $t_{OTPE} (Max) = 2.428/F_{MRPCLK} + 57.08 [\text{ms}]$ for high speed mode 0.

$t_{OTPE} (Typ) = 0.1458/F_{MRPCLK} + 0.2312 [\text{ms}]$, $t_{OTPE} (Max) = 0.3904/F_{MRPCLK} + 3.166 [\text{ms}]$ for high speed mode 1.

Note 5. Read and program operations for the extra MRAM cannot be executed simultaneously. This value is for independent program operation without arbitration between read and program.

2.16.4 Option Setting Memory (OTP area without ECC) Characteristics

Table 2.124 Option Setting Memory (OTP area without ECC) Characteristics

Parameter	Symbol	MRPCLK = 125 MHz			MRPCLK = 100 MHz			MRPCLK = 75 MHz			MRPCLK = 66 MHz			Unit	Test conditions
		Min	Typ *1	Max	Min	Typ *1	Max	Min	Typ *1	Max	Min	Typ *1	Max		
Programming time of 16-byte ^{*4} ^{*5}	Normal speed write mode (MWMCR.MWM[1:0] = 00)	—	14.1 ^{*2}	200 ^{*3}	—	14.1 ^{*2}	200 ^{*3}	—	14.1 ^{*2}	200 ^{*3}	—	14.1 ^{*2}	200 ^{*3}	ms	—
	High speed write mode 0 (MWMCR.MWM[1:0] = 01)	—	7.07 ^{*2}	100 ^{*3}	—	7.07 ^{*2}	100 ^{*3}	—	7.07 ^{*2}	100 ^{*3}	—	7.07 ^{*2}	100 ^{*3}	ms	—
	High speed write mode 1 (MWMCR.MWM[1:0] = 10)	—	0.45 ^{*2}	6.28 ^{*3}	—	0.45 ^{*2}	6.28 ^{*3}	—	0.45 ^{*2}	6.28 ^{*3}	—	0.45 ^{*2}	6.28 ^{*3}	ms	—

Note 1. The reference value at VCC = 3.3 V and room temperature.

Note 2. Perform rewrite 50% of bits at Typ. condition.

Note 3. Timeout values of Figure x.x is about 1.1 times of the maximum value. ($t_{\text{OTPENE}} + t_{\text{PMC}} + \text{Read time (MRPCLK 40cycle)}$).

Note 4. To calculate the updating time at other frequencies, using approximate formula below listed. (F_{MRPCLK} : frequency of MRPCLK [MHz])

t_{OTPENE} (Typ) = $0.8486/F_{\text{MRPCLK}} + 14.25$ [ms], t_{OTPENE} (Max) = $7.711/F_{\text{MRPCLK}} + 201.5$ [ms] for normal speed mode.

t_{OTPENE} (Typ) = $0.5479/F_{\text{MRPCLK}} + 7.133$ [ms], t_{OTPENE} (Max) = $4.148/F_{\text{MRPCLK}} + 100.8$ [ms] for high speed mode 0.

t_{OTPENE} (Typ) = $0.2571/F_{\text{MRPCLK}} + 0.4627$ [ms], t_{OTPENE} (Max) = $0.7401/F_{\text{MRPCLK}} + 6.333$ [ms] for high speed mode 1.

Note 5. Read and program operations for the extra MRAM cannot be executed simultaneously. This value is for independent program operation without arbitration between read and program.

2.16.5 MACI Command Characteristics

Table 2.125 MACI command Characteristics (1 of 2)

Parameter	Symbol	MRPCLK = 125 MHz			MRPCLK = 100 MHz			MRPCLK = 75 MHz			MRPCLK = 66 MHz			Unit	Test conditions
		Min	Typ *1	Max	Min	Typ *1	Max	Min	Typ *1	Max	Min	Typ *1	Max		
Command time for forced stop command ^{*2}	t_{FS}	—	—	3.35 ^{*3}	—	—	3.38 ^{*3}	—	—	3.47 ^{*3}	—	—	3.7 ^{*3}	μs	—

Table 2.125 MACI command Characteristics (2 of 2)

Parameter		Symbol	MRPCLK = 125 MHz			MRPCLK = 100 MHz			MRPCLK = 75 MHz			MRPCLK = 66 MHz			Unit	Test conditions
			Min	Typ*1	Max	Min	Typ*1	Max	Min	Typ*1	Max	Min	Typ*1	Max		
Command time for configuration set*2	Normal program mode (MRPSC.MHSPEN = 0)	t _{PCFG}	—	0.35	8.19*4	—	0.35	8.3*4	—	0.37	8.83*4	—	0.39	9.42*4	ms	—
	High speed program mode (MRPSC.MHSPEN = 1)		—	0.06	7.85*4	—	0.07	7.96*4	—	0.08	8.5*4	—	0.09	9.06*4	ms	—
Command time for increment counter*2		t _{INC}	—	0.25	1.61*5	—	0.25	1.61*5	—	0.25	1.61*5	—	0.25	1.61*5	ms	—
Command time for read counter*2		t _{RD}	—	—	0.15	—	—	0.18	—	—	0.24	—	—	0.27	μs	—

Note 1. The reference value at VCC = 3.3 V and room temperature.

Note 2. To calculate the updating time at other frequencies, using approximate formula below listed. (F_{MRPCLK}: frequency of MRPCLK [MHz])

$$t_{FS}(\text{Max}) = 38.62/F_{MRPCLK} + 3.155 [\mu\text{s}]$$

$$t_{PCFG}(\text{Typ}) = 6.146/F_{MRPCLK} + 0.3133 [\text{msec}], t_{PCFG}(\text{Max}) = 266.5/F_{MRPCLK} + 6.331 [\text{msec}] \text{ for normal program mode.}$$

$$t_{PCFG}(\text{Typ}) = 5.184/F_{MRPCLK} + 0.02754 [\text{msec}], t_{PCFG}(\text{Max}) = 267.5/F_{MRPCLK} + 6.025 [\text{msec}] \text{ for high speed program mode.}$$

$$t_{INCC}(\text{Typ}) = 0.3348/F_{MRPCLK} + 0.2533 [\text{msec}], t_{INCC}(\text{Max}) = 0.8698/F_{MRPCLK} + 1.62 [\text{msec}]$$

$$t_{RDC}(\text{Max}) = 19.13/F_{MRPCLK} + 0.004099 [\text{usec}]$$

Note 3. Timeout values of Figure x.x is about 1.1 times of the maximum value. (t_{FS} + Read time (MRPCLK 40cycle)).

Note 4. Values in this table are calculated based on the times of 5-times programming (16 bytes). Timeout values of Figure x.x is about 1.1 times of the maximum value (t_{PCFG} + t_{PMC} + Read time (MRPCLK 40cycle)).

Note 5. Values in this table are calculated based on the times of 2-time programming (32 bytes). Timeout values of Figure x.x is about 1.1 times of the maximum value (t_{INCC} + t_{PMC} + Read time (MRPCLK 40cycle)).

Note 6. Counter read time is 100 cycles at MRPCLK. Timeout values of Figure x.x is about 1.1 times of the maximum value (t_{RDC} + Read time (MRPCLK 40cycle)).

2.16.6 Zeroizing of W-HUK

Table 2.126 Zeroizing of W-HUK Characteristics

Parameter		Symbol	MRPCLK = 125 MHz			MRPCLK = 100 MHz			MRPCLK = 75 MHz			MRPCLK = 66 MHz			Unit	Test conditions
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Acton time of Zeroizing of W-HUK*1		t _{ZWH}	—	—	793	—	—	793	—	—	793	—	—	793	ms	—

Note 1. To calculate the updating time at other frequencies, using approximate formula below listed. (F_{MRPCLK}: frequency of MRPCLK [MHz])

$$t_{ZWH}(\text{Max}) = 34.52/F_{MRPCLK} + 799 [\mu\text{s}]$$

2.16.7 MRAM Magnetic Field Immunity Characteristics

Table 2.127 MRAM Magnetic field Immunity Characteristics

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Operation	Write state	$G_{\max_wr}$	—	—	200	Gauss	—
	Read state	$G_{\max_rd}$	—	—	200	Gauss	—
	No access state	$G_{\max_noac}$	—	—	500	Gauss	—
Storage		$G_{\max_stg}$	—	—	500	Gauss	The applied temperature is T_{stg} .

2.17 Boundary Scan

Table 2.128 Boundary scan characteristics

Parameter	VCC	Symbol	Min	Typ	Max	Unit	Test conditions
TCK clock cycle time	1.62 V or above	t_{TCKcyc}	100	—	—	ns	Figure 2.152
TCK clock high pulse width	1.62 V or above	t_{TCKH}	0.45	—	—	t_{TCKcyc}	
TCK clock low pulse width	1.62 V or above	t_{TCKL}	0.45	—	—	t_{TCKcyc}	
TCK clock rise time	1.62 V or above	t_{TCKr}	—	—	0.05^{*2}	t_{TCKcyc}	
TCK clock fall time	1.62 V or above	t_{TCKf}	—	—	0.05^{*2}	t_{TCKcyc}	
TMS setup time	1.62 V or above	t_{TMSS}	20	—	—	ns	Figure 2.153
TMS hold time	1.62 V or above	t_{TMSH}	20	—	—	ns	
TDI setup time	1.62 V or above	t_{TDIS}	20	—	—	ns	
TDI hold time	1.62 V or above	t_{TDIH}	20	—	—	ns	
TDO data delay	1.62 V or above	t_{TDOD}	—	—	40	ns	
Capture register setup time	1.62 V or above	t_{CAPTS}	20	—	—	ns	Figure 2.154
Capture register hold time	1.62 V or above	t_{CAPTH}	20	—	—	ns	
Update register delay time	1.62 V or above	$t_{UPDATED}$	—	—	40	ns	
Boundary scan circuit startup time ^{*1}	1.62 V or above	T_{BSSTUP}	t_{RESWP}	—	—	—	Figure 2.155

Note 1. Boundary scan does not function until the power-on reset becomes negative.

Note 2. 1 μ s at the longest




Figure 2.152 Boundary scan TCK timing




Figure 2.153 Boundary scan input/output timing (1)




Figure 2.154 Boundary scan input/output timing (2)




Figure 2.155 Boundary scan circuit startup timing

2.18 Joint European Test Action Group (JTAG)

Table 2.129 JTAG

Parameter	VCC	Symbol	Min	Typ	Max	Unit	Test conditions
TCK clock cycle time	2.7 V or above	t_{TCKcyc}	40.0	—	—	ns	Figure 2.156
	1.62 V or above		40.0	—	—	ns	
TCK clock high pulse width	2.7 V or above	t_{TCKH}	0.375	—	—	t_{TCKcyc}	
	1.62 V or above		0.375	—	—	t_{TCKcyc}	
TCK clock low pulse width	2.7 V or above	t_{TCKL}	0.375	—	—	t_{TCKcyc}	
	1.62 V or above		0.375	—	—	t_{TCKcyc}	
TCK clock rise time	2.7 V or above	t_{TCKr}	—	—	0.125*1	t_{TCKcyc}	Figure 2.157
	1.62 V or above		—	—	0.125*1	t_{TCKcyc}	
TCK clock fall time	2.7 V or above	t_{TCKf}	—	—	0.125*1	t_{TCKcyc}	
	1.62 V or above		—	—	0.125*1	t_{TCKcyc}	
TMS setup time	2.7 V or above	t_{TMSS}	8.0	—	—	ns	
	1.62 V or above		8.0	—	—	ns	
TMS hold time	2.7 V or above	t_{TMSH}	8.0	—	—	ns	
	1.62 V or above		8.0	—	—	ns	
TDI setup time	2.7 V or above	t_{TDIS}	8.0	—	—	ns	
	1.62 V or above		8.0	—	—	ns	
TDI hold time	2.7 V or above	t_{TDIH}	8.0	—	—	ns	
	1.62 V or above		8.0	—	—	ns	
TDO data delay time	2.7 V or above	t_{TDOD}	—	—	20.0	ns	
	1.62 V or above		—	—	28.0	ns	

Note 1. 1 μ s at the longest




Figure 2.156 JTAG TCK timing




Figure 2.157 JTAG input/output timing

2.19 Serial Wire Debug (SWD)

Table 2.130 SWD

Parameter	VCC	Symbol	Min	Typ	Max	Unit	Test conditions
SWCLK clock cycle time	2.7 V or above	t_{SWCKcyc}	40.0	—	—	ns	Figure 2.158
	1.62 V or above		40.0	—	—	ns	
SWCLK clock high pulse width	2.7 V or above	t_{SWCKH}	0.375	—	—	t_{SWCKcyc}	
	1.62 V or above		0.375	—	—	t_{SWCKcyc}	
SWCLK clock low pulse width	2.7 V or above	t_{SWCKL}	0.375	—	—	t_{SWCKcyc}	
	1.62 V or above		0.375	—	—	t_{SWCKcyc}	
SWCLK clock rise time	2.7 V or above	t_{SWCKr}	—	—	0.125 ^{*1}	t_{SWCKcyc}	
	1.62 V or above		—	—	0.125 ^{*1}	t_{SWCKcyc}	
SWCLK clock fall time	2.7 V or above	t_{SWCKf}	—	—	0.125 ^{*1}	t_{SWCKcyc}	
	1.62 V or above		—	—	0.125 ^{*1}	t_{SWCKcyc}	
SWDIO setup time	2.7 V or above	t_{SWDS}	8.0	—	—	ns	Figure 2.159
	1.62 V or above		8.0	—	—	ns	
SWDIO hold time	2.7 V or above	t_{SWDH}	8.0	—	—	ns	
	1.62 V or above		8.0	—	—	ns	
SWDIO data delay time	2.7 V or above	t_{SWDD}	2.0	—	28.0	ns	
	1.62 V or above		2.0	—	32.0	ns	


Note 1. 1 μ s at the longest

Figure 2.158 SWD SWCLK timing




Figure 2.159 SWD input/output timing

2.20 Embedded Trace Macro Interface (ETM)

Table 2.131 ETM (1 of 2)



Conditions: High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	VCC	Symbol	Min	Typ	Max	Unit	Test conditions
TCLK clock cycle time	2.7 V or above	$t_{TCLKcyc}$	16	—	—	ns	Figure 2.160
	1.62 V or above		16	—	—	ns	
TCLK clock high pulse width	2.7 V or above	t_{TCLKH}	7	—	—	ns	
	1.62 V or above		6	—	—	ns	
TCLK clock low pulse width	2.7 V or above	t_{TCLKL}	7	—	—	ns	
	1.62 V or above		6	—	—	ns	
TCLK clock rise time	2.7 V or above	t_{TCLKr}	—	—	1.0	ns	
	1.62 V or above		—	—	2.0	ns	
TCLK clock fall time	2.7 V or above	t_{TCLKf}	—	—	1.0	ns	
	1.62 V or above		—	—	2.0	ns	

Table 2.131 ETM (2 of 2)

Conditions: High-speed high drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	VCC	Symbol	Min	Typ	Max	Unit	Test conditions
TDATA[3:0] output valid time	2.7 V or above	t_{TRDV}	—	—	$t_{TCLKcyc}/4 + 1.5$	ns	Figure 2.161
	1.62 V or above		—	—	$t_{TCLKcyc}/4 + 1.5$	ns	
TDATA[3:0] output hold time	2.7 V or above	t_{TRDH}	1.5	—	—	ns	
	1.62 V or above		1.5	—	—	ns	

**Figure 2.160 ETM TCLK timing****Figure 2.161 ETM output timing**

Appendix 1. Port States in Each Processing Mode

Function	Pin function	Reset	Software Standby mode (SSTBY)		Deep Software Standby mode 1, 2, 3 (DSTBY1, 2, 3)		After Deep Software Standby mode is canceled (return to startup mode)	
			OPE = 0	OPE = 1	DSTBY1	DSTBY2/ DSTBY3	IOKEEP = 0	IOKEEP = 1 ¹
Mode	MD	Pull-up	Keep-I		Keep		Pull-up	Keep
JTAG/SWD	TCK/TMS/TDI/SWCLK	Pull-up	TCK/TDI/TMS/SWCLK input		TCK/TDI/TMS/SWCLK input		TCK/TDI/TMS/SWCLK input	
	TDO	Output	TDO output		TDO output		TDO output	
	SWDIO	Pull-up	SWDIO inout		SWDIO inout		SWDIO inout	
Trace	TCLK/TDATAx/SWO	TCLK/ TDATAx/SWO output	TCLK/TDATAx/SWO output		TCLK/TDATAx/SWO output		TCLK/TDATAx/SWO output	
IRQ	IRQx	Hi-Z	Hi-Z ²		Keep		Hi-Z	Keep
	IRQx-DS (x: Other than 5)	Hi-Z	Hi-Z ²		Keep ³		Hi-Z	Keep
	IRQ5-DS	Hi-Z	Hi-Z ²		Keep ³		Hi-Z	
AGT	AGTIO _n	Hi-Z	AGTIO _n inout		Keep		Hi-Z	Keep
	AGTO _n /AGTOA _n / AGTOB _n	Hi-Z	AGTO _n /AGTOA _n /AGTOB _n output		Keep		Hi-Z	Keep
ULPT	ULPTEEn/ULPTEVIn	Hi-Z	ULPTEEn/ULPTEVIn input		Keep		Hi-Z	Keep
	ULPTEEn-DS/ ULPTEVIn-DS	Hi-Z	ULPTEEn-DS/ULPTEVIn-DS input		ULPTEEn-DS/ ULPTEVIn-DS input	Hi-Z	Hi-Z	Keep
	ULPTOn/ ULPTOA _n / ULPTOB _n	Hi-Z	ULPTOn/ULPTOA _n /ULPTOB _n output		Keep		Hi-Z	Keep
	ULPTOn-DS/ ULPTOA _n - DS/ ULPTOB _n -DS	Hi-Z	ULPTOn/ULPTOA _n -DS/ ULPTOB _n -DS output		ULPTOn/ULPTOA _n - DS/ ULPTOB _n -DS output	Keep	Hi-Z	From DSTBY1: ULPTOn/ ULPTOA _n -DS/ ULPTOB _n -DS output From DSTBY1, 2: Keep
IIC	SCLn/SDAn	Hi-Z	Keep-O ²		Keep		Hi-Z	Keep
I3C	I3C_SCL0/I3C_SDA0	Hi-Z	Keep-O ²		Hi-Z		Hi-Z	
USBFS	USB_OVRCURx	Hi-Z	Hi-Z ²		Keep		Hi-Z	Keep
	USB_OVRCURx-DS/ USB_VBUS	Hi-Z	Hi-Z ²		Keep ³	Keep	Hi-Z	Keep
	USB_DP/USB_DM	Hi-Z	Keep-O ⁴		Keep ³	Keep	Hi-Z	Keep
USBHS	USBHS_OVRCURx	Hi-Z	Hi-Z ²		Keep		Hi-Z	Keep
	USBHS_OVRCURx-DS / USBHS_VBUS	Hi-Z	Hi-Z ²		Keep ³	Keep	Hi-Z	Keep
	USBHS_DP/ USBHS_DM	Hi-Z	Keep-O ⁴		Keep ⁵	Keep	Hi-Z	Keep
RTC	RTCICx	Hi-Z	Hi-Z ²		Keep ³		Hi-Z	Keep
	RTCCOUT	Hi-Z	RTCCOUT output		Keep		Hi-Z	Keep
ACMPHS	VCOUT	Hi-Z	VCOUT output		Keep		Hi-Z	Keep
CLKOUT	CLKOUT	Hi-Z	CLKOUT output		Keep		Hi-Z	Keep
DAC	DAn	Hi-Z	D/A output retained		Keep		Hi-Z	Keep
External bus (CS, SDRAM area)	EBCLK/SDCLK	Hi-Z	High-level output		Keep		Hi-Z	Keep
	Dxx/DQxx	Hi-Z	Hi-Z		Hi-Z		Hi-Z	
	Axx/DQMx	Hi-Z	Hi-Z	Keep-O	Keep		Hi-Z	Keep
	BCx/CSx/RD/WRx/WE	Hi-Z	Hi-Z	High-level output	Keep		Hi-Z	Keep
	ALE	Hi-Z	Hi-Z	Low-level output	Keep		Hi-Z	Keep
	CKE/SDCS/RAS/CAS	Hi-Z	Hi-Z	SDSELF.SFEN = 0: High-level output SDSELF.SFEN = 1: Low-level output	Keep		Hi-Z	Keep

Function	Pin function	Reset	Software Standby mode (SSTBY)		Deep Software Standby mode 1, 2, 3 (DSTBY1, 2, 3)		After Deep Software Standby mode is canceled (return to startup mode)	
			OPE = 0	OPE = 1	DSTBY1	DSTBY2/ DSTBY3	IOKEEP = 0	IOKEEP = 1 ^{*1}
P400/P401	Other than function IRQ5-DS	Hi-Z	Keep-O ^{*2}		Hi-Z		Hi-Z	
Others	—	Hi-Z	Keep-O		Keep		Hi-Z	Keep

Note: Hi-Z: High-impedance

Keep-O: Output pins retain their previous values. Input pins go to high-impedance.

Keep-I: Pin states are retained the same as during periods in Normal mode.

Keep: Pin states are retained the same as during periods in Software Standby mode.

Note 1. Retains the I/O port state until the DPSBYCR.IOKEEP bit is cleared to 0.

Note 2. Input is enabled if the pin is specified as the Software Standby canceling source while it is used as an external interrupt pin.

Note 3. Input is enabled if the pin is specified as the Deep Software Standby canceling source.




Note 4. Input is enabled while the pin is used as an input pin.

Note 5. For host operation, set the USBHS.SYSCFG.DRPD bit to 1 to enable the USBHS_DP and USBHS_DM pull-down resistors.
For device operation, set the USBHS.SYSCFG.DPRPU bit to 1 to enable the DP pull-up resistor.

Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in “Packages” on the Renesas Electronics Corporation website.


JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFBGA289-12x12-0.65	PLBG0289JA-A	0.38



Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
D	—	12.00	—
E	—	12.00	—
D1	—	10.40	—
E1	—	10.40	—
A	—	—	1.38
A1	0.20	—	—
b	0.31	0.36	0.41
e	—	0.65	—
aaa	—	—	0.15
ccc	—	—	0.20
ddd	—	—	0.10
eee	—	—	0.15
fff	—	—	0.08
N	—	289	—

Figure A2.1 BGA 289-pin

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFBGA224-11x11-0.65	PLBG0224JA-A	0.32



Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
D	—	11.00	—
E	—	11.00	—
D1	—	9.10	—
E1	—	9.10	—
A	—	—	1.38
A1	0.20	—	—
b	0.31	0.36	0.41
e	—	0.65	—
aaa	—	—	0.15
ccc	—	—	0.20
ddd	—	—	0.10
eee	—	—	0.15
fff	—	—	0.08
N	—	224	—

Figure A2.2 BGA 224-pin

Appendix 3. I/O Registers

This appendix describes I/O register address and access cycles by function.

3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual. [Table A3.1](#) shows the name, description, and the base address of each peripheral.

Table A3.1 Peripheral base address (1 of 4)

Description	Name of secure registers	Base address of secure registers in secure alias region	Name of non-secure registers	Base address of non-secure registers in non-secure alias region
Renesas Memory Protection Unit	RMPU	0x4000_0000	RMPU_NS	0x5000_0000
SRAM Control	SRAM	0x4000_2000	SRAM_NS	0x5000_2000
BUS Control	BUS	0x4000_3000	BUS_NS	0x5000_3000
Common Interrupt Controller	ICU_COMMON	0x4000_6000	ICU_COMMON_NS	0x5000_6000
CPU System Security Control Unit	CPSCU	0x4000_8000	CPSCU_NS	0x5000_8000
Direct Memory Access Controller 00	DMAC00	0x4000_A000	DMAC00_NS	0x5000_A000
Direct Memory Access Controller 01	DMAC01	0x4000_A040	DMAC01_NS	0x5000_A040
Direct Memory Access Controller 02	DMAC02	0x4000_A080	DMAC02_NS	0x5000_A080
Direct Memory Access Controller 03	DMAC03	0x4000_A0C0	DMAC03_NS	0x5000_A0C0
Direct Memory Access Controller 04	DMAC04	0x4000_A100	DMAC04_NS	0x5000_A100
Direct Memory Access Controller 05	DMAC05	0x4000_A140	DMAC05_NS	0x5000_A140
Direct Memory Access Controller 06	DMAC06	0x4000_A180	DMAC06_NS	0x5000_A180
Direct Memory Access Controller 07	DMAC07	0x4000_A1C0	DMAC07_NS	0x5000_A1C0
DMAC Module Activation 0	DMA0	0x4000_A800	DMA0_NS	0x5000_A800
Data Transfer Controller 0	DTC0	0x4000_AC00	DTC0_NS	0x5000_AC00
Interrupt Controller	ICU	0x4000_C000	ICU_NS	0x5000_C000
CPU Control Registers	CPU_CTRL	0x4000_F000	CPU_CTRL_NS	0x5000_F000
On-Chip Debug	CPU_OCD	0x4001_1000	CPU_OCD_NS	0x5001_1000
Debug Function	CPU_DBG	0x4001_B000	CPU_DBG_NS	0x5001_B000
CACHE	CACHE	0x4001_C000	CACHE_NS	0x5001_C000
TCM	TCM	0x4001_C800	TCM_NS	0x5001_C800
System Control	SYSC	0x4001_E000	SYSC_NS	0x5001_E000
Inter-Processor Communication	IPC	0x4002_0000	IPC_NS	0x5002_0000
Temperature Sensor Data	TSD	0x02C1_EDA0	TSD_NS	0x12C1_EDA0
MRAM System Register area	MRAM	0x4013_C000	MRAM_NS	0x5013_C000
Neural Processing Unit	NPU	0x4014_0000	NPU_NS	0x5014_0000
Event Link Controller	ELC	0x4020_1000	ELC_NS	0x5020_1000
Realtime Clock	RTC	0x4020_2000	RTC_NS	0x5020_2000
Independent Watchdog Timer	IWDT	0x4020_2200	IWDT_NS	0x5020_2200
Clock Frequency Accuracy Measurement Circuit	CAC	0x4020_2400	CAC_NS	0x5020_2400
Watchdog Timer 0	WDT0	0x4020_2600	WDT0_NS	0x5020_2600
Watchdog Timer 1	WDT1	0x4020_2700	WDT1_NS	0x5020_2700

Table A3.1 Peripheral base address (2 of 4)

Description	Name of secure registers	Base address of secure registers in secure alias region	Name of non-secure registers	Base address of non-secure registers in non-secure alias region
Module Stop Control A, B, C, D, E	MSTP	0x4020_3000	MSTP_NS	0x5020_3000
Peripheral Security Control Unit	PSCU	0x4020_4000	PSCU_NS	0x5020_4000
Port Output Enable Module for GPT	POEG	0x4021_2000	POEG_NS	0x5021_2000
Ultra-Low Power Timer 0	ULPT0	0x4022_0000	ULPT0_NS	0x5022_0000
Ultra-Low Power Timer 1	ULPT1	0x4022_0100	ULPT1_NS	0x5022_0100
Low Power Asynchronous General Purpose Timer 0	AGT0	0x4022_1000	AGT0_NS	0x5022_1000
Low Power Asynchronous General Purpose Timer 1	AGT1	0x4022_1100	AGT1_NS	0x5022_1100
12-bit D/A Converter 0	DAC120	0x4023_3000	DAC120_NS	0x5023_3000
12-bit D/A Converter 1	DAC121	0x4023_3100	DAC121_NS	0x5023_3100
Temperature Sensor	TSN	0x4023_5000	TSN_NS	0x5023_5000
High-Speed Analog Comparator 0	ACMPHS0	0x4023_6000	ACMPHS0_NS	0x5023_6000
High-Speed Analog Comparator 1	ACMPHS1	0x4023_6100	ACMPHS1_NS	0x5023_6100
High-Speed Analog Comparator 2	ACMPHS2	0x4023_6200	ACMPHS2_NS	0x5023_6200
High-Speed Analog Comparator 3	ACMPHS3	0x4023_6300	ACMPHS3_NS	0x5023_6300
USB 2.0 FS Module	USBFS	0x4025_0000	USBFS_NS	0x5025_0000
SD Host Interface 0	SDHI0	0x4025_2000	SDHI0_NS	0x5025_2000
SD Host Interface 1	SDHI1	0x4025_2400	SDHI1_NS	0x5025_2400
Pulse Density Modulator Interface	PDMIF	0x4025_6000	PDMIF_NS	0x5025_6000
Serial Sound Interface Enhanced (SSIE) 0	SSIE0	0x4025_D000	SSIE0_NS	0x5025_D000
Serial Sound Interface Enhanced (SSIE) 1	SSIE1	0x4025_D100	SSIE1_NS	0x5025_D100
Inter-Integrated Circuit 0	IIC0	0x4025_E000	IIC0_NS	0x5025_E000
Inter-Integrated Circuit 0 Wake-up Unit	IIC0WU	0x4025_E014	IIC0WU_NS	0x5025_E014
Inter-Integrated Circuit 1	IIC1	0x4025_E100	IIC1_NS	0x5025_E100
Inter-Integrated Circuit 2	IIC2	0x4025_E200	IIC2_NS	0x5025_E200
Octal Serial Peripheral Interface 0	OSPI0_B	0x4026_8000	OSPI0_B_NS	0x5026_8000
Octal Serial Peripheral Interface 1	OSPI1_B	0x4026_8400	OSPI1_B_NS	0x5026_8400
Decryption On-The-Fly 0	DOTF0	0x4026_8800	DOTF0_NS	0x5026_8800
Decryption On-The-Fly 1	DOTF1	0x4026_8900	DOTF1_NS	0x5026_8900
CRC Calculator	CRC	0x4031_0000	CRC_NS	0x5031_0000
Data Operation Circuit	DOC_B	0x4031_1000	DOC_B_NS	0x5031_1000
General PWM 32-bit Timer 0	GPT320	0x4032_2000	GPT320_NS	0x5032_2000
General PWM 32-bit Timer 1	GPT321	0x4032_2100	GPT321_NS	0x5032_2100
General PWM 32-bit Timer 2	GPT322	0x4032_2200	GPT322_NS	0x5032_2200
General PWM 32-bit Timer 3	GPT323	0x4032_2300	GPT323_NS	0x5032_2300
General PWM 32-bit Timer 4	GPT324	0x4032_2400	GPT324_NS	0x5032_2400
General PWM 32-bit Timer 5	GPT325	0x4032_2500	GPT325_NS	0x5032_2500

Table A3.1 Peripheral base address (3 of 4)

Description	Name of secure registers	Base address of secure registers in secure alias region	Name of non-secure registers	Base address of non-secure registers in non-secure alias region
General PWM 32-bit Timer 6	GPT326	0x4032_2600	GPT326_NS	0x5032_2600
General PWM 32-bit Timer 7	GPT327	0x4032_2700	GPT327_NS	0x5032_2700
General PWM 32-bit Timer 8	GPT328	0x4032_2800	GPT328_NS	0x5032_2800
General PWM 32-bit Timer 9	GPT329	0x4032_2900	GPT329_NS	0x5032_2900
General PWM 32-bit Timer 10	GPT3210	0x4032_2A00	GPT3210_NS	0x5032_2A00
General PWM 32-bit Timer 11	GPT3211	0x4032_2B00	GPT3211_NS	0x5032_2B00
General PWM 32-bit Timer 12	GPT3212	0x4032_2C00	GPT3212_NS	0x5032_2C00
General PWM 32-bit Timer 13	GPT3213	0x4032_2D00	GPT3213_NS	0x5032_2D00
Output Phase Switching Controller	GPT_OPS	0x4032_3F00	GPT_OPS_NS	0x5032_3F00
General PWM Timer Clock Controller	GPT_GTCLK	0x4032_3F10	GPT_GTCLK_NS	0x5032_3F10
PWM Delay Generation Circuit	PDG	0x4032_4000	PDG_NS	0x5032_4000
16-bit A/D Converter	ADC_B	0x4033_8000	ADC_B_NS	0x5033_8000
Graphics LCD Controller	GLCDC	0x4034_2000	GLCDC_NS	0x5034_2000
2D Drawing Engine	DRW	0x4044_4000	DRW_NS	0x5044_4000
MIPI DSI Link	MIPI_DSI	0x4034_6000	MIPI_DSI_NS	0x5034_6000
MIPI PHY	MIPI_PHY0	0x4034_6C00	MIPI_PHY0_NS	0x5034_6C00
MIPI CSI 0	MIPI_CSI0	0x4034_7000	MIPI_CSI0_NS	0x5034_7000
MIPI Video Input 0	VIN0	0x4034_7400	VIN0_NS	0x5034_7400
Capture Engine Unit	CEU	0x4034_8000	CEU_NS	0x5034_8000
USB 2.0 High-Speed Module	USBHS	0x4035_1000	USBHS_NS	0x5035_1000
Serial Communication Interface 0	SCI0_B	0x4035_8000	SCI0_B_NS	0x5035_8000
Serial Communication Interface 1	SCI1_B	0x4035_8100	SCI1_B_NS	0x5035_8100
Serial Communication Interface 2	SCI2_B	0x4035_8200	SCI2_B_NS	0x5035_8200
Serial Communication Interface 3	SCI3_B	0x4035_8300	SCI3_B_NS	0x5035_8300
Serial Communication Interface 4	SCI4_B	0x4035_8400	SCI4_B_NS	0x5035_8400
Serial Communication Interface 5	SCI5_B	0x4035_8500	SCI5_B_NS	0x5035_8500
Serial Communication Interface 6	SCI6_B	0x4035_8600	SCI6_B_NS	0x5035_8600
Serial Communication Interface 7	SCI7_B	0x4035_8700	SCI7_B_NS	0x5035_8700
Serial Communication Interface 8	SCI8_B	0x4035_8800	SCI8_B_NS	0x5035_8800
Serial Communication Interface 9	SCI9_B	0x4035_8900	SCI9_B_NS	0x5035_8900
Serial Peripheral Interface 0	SPI0_B	0x4035_C000	SPI0_B_NS	0x5035_C000
Serial Peripheral Interface 1	SPI1_B	0x4035_C100	SPI1_B_NS	0x5035_C100
I3C Bus Interface	I3C	0x4035_F000	I3C_NS	0x5035_F000
Error correction circuit for MBRAM0	ECCMB0	0x4036_F200	ECCMB0_NS	0x5036_F200
Error correction circuit for MBRAM1	ECCMB1	0x4036_F300	ECCMB1_NS	0x5036_F300
CANFD Module 0	CANFD0	0x4038_0000	CANFD0_NS	0x5038_0000
CANFD Module 1	CANFD1	0x4038_2000	CANFD1_NS	0x5038_2000
Ethernet Message Forwarding Engine	MFWD	0x403C_0000	MFWD_NS	0x503C_0000
Layer 3 Ethernet Switch Module	ESWM	0x403C_8000	ESWM_NS	0x503C_8000

Table A3.1 Peripheral base address (4 of 4)

Description	Name of secure registers	Base address of secure registers in secure alias region	Name of non-secure registers	Base address of non-secure registers in non-secure alias region
Ethernet Common Agent	COMA	0x403C_9000	COMA_NS	0x503C_9000
Ethernet Agent 0	ETHA0	0x403C_A000	ETHA0_NS	0x503C_A000
Ethernet MAC 0	RMAC0	0x403C_B000	RMAC0_NS	0x503C_B000
Ethernet Agent 1	ETHA1	0x403C_C000	ETHA1_NS	0x503C_C000
Ethernet MAC 1	RMAC1	0x403C_D000	RMAC1_NS	0x503C_D000
Ethernet CPU Agent	GWCA0	0x403C_E000	GWCA0_NS	0x503C_E000
Ethernet Generic PTP Timer	GPTP	0x403E_0000	GPTP_NS	0x503E_0000
Port 0 Control Registers	PORT0	0x4040_0000	PORT0_NS	0x5040_0000
Port 1 Control Registers	PORT1	0x4040_0020	PORT1_NS	0x5040_0020
Port 2 Control Registers	PORT2	0x4040_0040	PORT2_NS	0x5040_0040
Port 3 Control Registers	PORT3	0x4040_0060	PORT3_NS	0x5040_0060
Port 4 Control Registers	PORT4	0x4040_0080	PORT4_NS	0x5040_0080
Port 5 Control Registers	PORT5	0x4040_00A0	PORT5_NS	0x5040_00A0
Port 6 Control Registers	PORT6	0x4040_00C0	PORT6_NS	0x5040_00C0
Port 7 Control Registers	PORT7	0x4040_00E0	PORT7_NS	0x5040_00E0
Port 8 Control Registers	PORT8	0x4040_0100	PORT8_NS	0x5040_0100
Port 9 Control Registers	PORT9	0x4040_0120	PORT9_NS	0x5040_0120
Port A Control Registers	PORTA	0x4040_0140	PORTA_NS	0x5040_0140
Port B Control Registers	PORTB	0x4040_0160	PORTB_NS	0x5040_0160
Port C Control Registers	PORTC	0x4040_0180	PORTC_NS	0x5040_0180
Port D Control Registers	PORTD	0x4040_01A0	PORTD_NS	0x5040_01A0
Port E Control Registers	PORTE	0x4040_01C0	PORTE_NS	0x5040_01C0
Port F Control Registers	PORTF	0x4040_01E0	PORTF_NS	0x5040_01E0
Port G Control Registers	PORTG	0x4040_0200	PORTG_NS	0x5040_0200
Pmn Pin Function Control Register	PFS	0x4040_0800	PFS_NS	0x5040_0800

Note: Name = Peripheral name
Description = Peripheral functionality
Base address = Lowest reserved address or address used by the peripheral

3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.

- Registers are grouped by associated module.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization cycles, and wait cycles of each module. Divided clock synchronization cycles differ depending on the frequency ratio between ICLK and PCLK.
- When the frequency of ICLK is equal to that of PCLK, the number of divided clock synchronization cycles is always constant.

- When the frequency of ICLK is greater than that of PCLK, at least 1 PCLK cycle is added to the number of divided clock synchronization cycles.
- The number of write access cycles indicates the number of cycles obtained by non-bufferable write access.

Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus masters such as DTC or DMAC.

Table A3.2 Access cycles (1 of 4)

Peripheral base address symbol	Address*1		Number of access cycles					
			ICLK = PCLK		ICLK > PCLK*2		Cycle unit	Related function
	From	To	Read	Write	Read	Write		
RMPU, SRAM, BUS, ICU_COMMON, CPSCU, DMAC0n, DMA0, DTC0, ICU, CPU_CTRL, CPU_OCD, CPU_DBG	0x4000_0000	0x4001_BFFF	3	2	3	2	ICLK	Renesas Memory Protection Unit, SRAM Control, BUS Control, Common Interrupt Controller, CPU System Security Control Unit, Direct memory access controller 0 n, DMAC Module Activation 0, Data Transfer Controller 0, Interrupt Controller, CPU Control Registers, On-Chip Debug, Debug Function
CACHE, TCM	0x4001_C000	0x4001_CFFF	5	4	5	4	ICLK	CM33 Cache, CM33 Tightly Coupled Memory
SYSC	0x4001_E000	0x4001_E9FF	4	3	2 to 4	1 to 3	PCLKB	System Control
SYSC	0x4001_EA00	0x4001_ED7F	7	6	5 to 7	4 to 6	PCLKB	System Control
IPC	0x4002_0000	0x4002_FFFF	3	2	3	2	ICLK	Inter-Processor Communication
ELC, RTC	0x4020_1000	0x4020_21FF	4	3	2 to 4	1 to 3	PCLKB	Event Link Controller, Realtime Clock
IWDT	0x4020_2200	0x4020_22FF	4	65	2 to 4	63 to 65	PCLKB	Independent Watchdog Timer
CAC, WDTn, MSTP, PSCU, POEG	0x4020_2400	0x4021_2FFF	4	3	2 to 4	1 to 3	PCLKB	Clock Frequency Accuracy Measurement Circuit, Watchdog Timer n, Module Stop Control, Peripheral Security Control Unit, Port Output Enable Module for GPT
ULPTn	0x4022_0000	0x4022_01FF	6	65	4 to 6	63 to 65	PCLKB	Ultra-Low Power Timer n
AGTn	0x4022_1000	0x4022_11FF	6	3	4 to 6	1 to 3	PCLKB	Low Power Asynchronous General purpose Timer n
DAC12n, TSN	0x4023_3000	0x4023_5FFF	4	3	2 to 4	1 to 3	PCLKB	12-bit D/A Converter n, Temperature Sensor
ACMPHSn	0x4023_6000	0x4023_63FF	3	3	1 to 3	1 to 3	PCLKB	High-Speed Analog Comparator n
USBFS	0x4025_0000	0x4025_03FF	5	4	3 to 5	2 to 4	PCLKB	USB 2.0 FS Module
USBFS	0x4025_0400	0x4025_04FF	4	65	2 to 4	63 to 65	PCLKB	USB 2.0 FS Module

Table A3.2 Access cycles (2 of 4)

Peripheral base address symbol	Address* ¹		Number of access cycles					
			ICLK = PCLK		ICLK > PCLK* ²		Cycle unit	Related function
	From	To	Read	Write	Read	Write		
SDHIn, PDMIF, SSIEn, IICn, OSPIIn, DOTFn	0x4025_2000	0x4026_89FF	4	3	2 to 4	1 to 3	PCLKB	SD Host Interface n, Pulse Density Modulation Interface, Serial Sound Interface Enhanced n, Inter-Integrated Circuit n, Octal Serial Peripheral Interface n, Decryption On-The-Fly n
CRC, DOC	0x4031_0000	0x4031_1FFF	4	3	2 to 4	1 to 3	PCLKA	CRC Calculator, Data Operation Circuit
GPT32n, GPT_OPS	0x4032_2000	0x4032_3F0F	9	6	7 to 9	4 to 6	PCLKA	General PWM 32-Bit Timer n, Output Phase Switching Controller
GPT_GTCLK	0x4032_3F10	0x4032_3F1F	4	3	2 to 4	1 to 3	PCLKA	General PWM Timer Clock Control
PDG	0x4032_4000	0x4032_4FFF	3	2	1 to 3	0 to 2	PCLKA	PWM Delay Generation Circuit
ADC_B, GLCDC, MIPI_DSI, MIPI_PHY0, MIPI_CSI0, VIN0	0x4033_8000	0x4034_7FFF	4	3	2 to 4	1 to 3	PCLKA	A/D Converter, Graphic LCD Controller, MIPI DSI link, MIPI PHY, MIPI CSI interface, Video Input Module
CEU	0x4034_8000	0x4034_FFFF	7	5	5 to 7	3 to 5	PCLKA	Capture Engine Unit
USBHS* ³	0x4035_1000	0x4035_115F	BWAIT+4	BWAIT+3	(BWAIT+2) to (BWAIT+4)	(BWAIT+1) to (BWAIT+3)	PCLKA	USB 2.0 High-Speed Module
USBHS* ³	0x4035_1160	0x4035_1167	BWAIT+4	130	(BWAIT+2) to (BWAIT+4)	128 to 130	PCLKA	USB 2.0 High-Speed Module
USBHS	0x4035_1168	0x4035_116F	8	130	6 to 8	128 to 130	PCLKA	USB 2.0 High-Speed Module
SCIn, SPIn, I3C	0x4035_8000	0x4035_FFFF	4	3	2 to 4	1 to 3	PCLKA	Serial Communication Interface n, Serial Peripheral Interface n, I3C Bus Interface
ECCMBn	0x4036_F200	0x4036_F3FF	5	4	3 to 5	2 to 4	PCLKA	Error correction circuit for MBRAMn
CANFDn	0x4038_0000	0x4038_3FFF	4	3	2 to 4	1 to 3	PCLKA	CANFD Module n
ESWM	0x403C_0000	0x403E_FFFF	14 to 16	4	7 to 12	2 to 4	PCLKA	Layer 3 Ethernet Switch Module
PORTn	0x4040_0000	0x4040_01FF	4	2	4	2	ICLK	Port n Control Registers
PFS	0x4040_0800	0x4040_0FFF	8	2	8	2	ICLK	Pmn Pin Function Control Register
DRW	0x4044_4000	0x4044_4FFF	4	2	4	2	ICLK	2D Drawing Engine
RSIP-E50D	-	-	3 to 5	2	1 to 6	0 to 2	PCLKA	Renesas Secure IP

Table A3.2 Access cycles (3 of 4)

Peripheral base address symbol	Address*1		Number of access cycles					
			ICLK = MRPCLK		ICLK > MRPCLK*2		Cycle unit	Related function
	From	To	Read	Write	Read	Write		
MRAM	0x4013_0000	0x4013_FFFF	4	3	2 to 4	1 to 3	MRPCLK	MRAM control

Table A3.2 Access cycles (4 of 4)

Peripheral base address symbol	Address*1		Number of access cycles					
			ICLK = NPUCLK		ICLK > NPUCLK*2		Cycle unit	Related function
	From	To	Read	Write	Read	Write		
NPU	0x4014_0000	0x4014_FFFF	4	3	2 to 4	1 to 3	ICLK	Neural Processing Unit

Note 1. This table only shows secure address. Access cycle of the non-secure address is the same as its secure address.

Note 2. If the number of PCLK, MRPCLK or ICLK cycles is non-integer (for example 1.5), the minimum value is without the decimal point, and the maximum value is rounded up to the decimal point. For example, 1.5 to 2.5 is 1 to 3.

Note 3. BWAIT is the number of waits (not cycles) described in the USBHS.BUSWAIT register.

Appendix 4. Notes for Register R/W

- A secure bus master issues a secure access using an address marked as secure by IDAU/SAU or MSAU
- A secure bus master issues a non-secure access using an address marked as non-secure by IDAU/SAU or MSAU
- A non-secure bus master issues a non-secure access using an address marked as non-secure by IDAU/SAU or MSAU.

Table A4.1 Type of register notes (S-TYPE)

TYPE	UM description
S-TYPE-1	Only Secure access can write to this register. Read access is always allowed. Non-secure write access is ignored, but TrustZone access error is not generated.
S-TYPE-2	Read access is always allowed If the security attribution is configured as Secure: • Secure write access is allowed • Non-secure write access is ignored, but TrustZone access error is not generated.
	If the security attribution is configured as Non-secure: • Secure write access is ignored, but TrustZone access error is not generated • Non-secure access is allowed.
S-TYPE-3	If the security attribution is configured as Secure: • Secure access is allowed • Non-secure write access is ignored and Non-secure read access is read as 0, TrustZone access error is generated.
	If the security attribution is configured as Non-secure: • Secure write access is ignored and Secure read access is read as 0, TrustZone access error is generated • Non-secure access is allowed.
S-TYPE-4	If the security attribution is configured as Secure: • Secure access is allowed • Non-secure write access is ignored and Non-secure read access is read as 0, but TrustZone access error is not generated.
	If the security attribution is configured as Non-secure: • Secure write access is ignored and Secure read access is read as 0, but TrustZone access error is not generated • Non-secure access is allowed.
S-TYPE-5	Access is always allowed.
S-TYPE-6	Secure access is allowed. Non-secure write access is ignored, and Non-secure read access is read as 0, TrustZone access error is generated.
S-TYPE-7	Secure write access is ignored, and Secure read access is read as 0, TrustZone access error is generated. Non-secure access is allowed.

Note: A non-secure bus master does NOT issue any access using an address marked as secure by IDAU/SAU or MSAU.

Table A4.2 Type of register notes (P-TYPE)

TYPE	UM description
P-TYPE-1	Privileged write access is allowed. Read access is always allowed. Unprivileged write access is ignored, but TrustZone access error is not generated.
P-TYPE-2	Privileged access is allowed. Unprivileged write access is ignored, and Unprivileged read access is read as 0, TrustZone access error is generated.
P-TYPE-3	If the privilege attribution is configured as Privileged: • Privileged access is allowed • Unprivileged write access is ignored and Unprivileged read access is read as 0, TrustZone access error is generated.
	If the privilege attribution is configured as Unprivilege: • Privileged access and Unprivileged access are allowed.
P-TYPE-4	If the privilege attribution is configured as Privileged: • Privileged access is allowed • Unprivileged write access is ignored and Unprivileged read access is read as 0, TrustZone access error is not generated.
	If the privilege attribution is configured as Unprivilege: • Privileged access and Unprivileged access are allowed.
P-TYPE-5	Access is always allowed.

Appendix 5. Peripheral Variant

Table A5.1 shows the correspondence between the module name used in this manual and the peripheral variant.

Table A5.1 Module name vs peripheral variant

Module name	Peripheral variant
SCI	SCI_B
SPI	SPI_B
OSPI	OSPI_B
ADC16H	ADC_B
DAC12	DAC_B
DOC	DOC_B

Revision History

Revision 0.50— October 31, 2023

First draft release.

Revision 0.80— January 25, 2024

Second draft release.

Revision 0.81— February 29, 2024

Third draft release.

Revision 0.82— April 1, 2024

Fourth draft release.

Revision 0.83— April 19, 2024

Fifth draft release.

Revision 0.90— September 30, 2024

Sixth draft release.

Revision 0.91— October 4, 2024

Seventh draft release.

Revision 1.00— February 14, 2025

Eighth draft release.

Revision 1.10 — May 16, 2025**1. Overview:**

- Updated Figure 1.2 Part numbering scheme.

2. Electrical Characteristics:

- Updated 2. Electrical Characteristics.
- Updated 2.1 Absolute Maximum Ratings.
- Updated 2.2.5 Operating and Standby Current.
- Updated 2.3.10 SPI Timing.
- Updated 2.3.11 OSPI Timing.
- Updated 2.6 ADC Characteristics.
- Added 2.11 External VDD timing Characteristics.

Appendix:

- Updated Table A5.1 Module name vs peripheral variant in Appendix 5.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/